View ST7781_2775118.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

st ST7781 262k color single Cchip tft controller/driver 1. introduction the ST7781 is a single-chip controller/driver for 26 2k-color, graphic type tft-lcd. it consists of 720 source line and 320 gate line driving circuits. this chip is capabl e of connecting directly to an external microproces sor, and accepts, 8-bits/9-bits/16-bits/18-bits parallel interface. d isplay data can be stored in the on-chip display da ta ram of 240x320x18 bits. it can perform display data ram read/write ope ration with no external operation clock to minimize power consumption. in addition, because of the integrated power supply circuit necessary to drive liquid cry stal; it is possible to make a display system with the fewest components. 2. features driver output: - 720ch source outputs (240 x rgb) - 320ch gate outputs - common electrode output single chip display ram: -capacity: 240x320x18 bit support display color - 65k color - 262k color - 8-color (idle mode) supported lc type option - mva lc type - transflective lc type - transmissive lc type supported mcu interface - 8/9/16/18-bit interface with 8080-series mcu - 3-line serial interface display features - partial display mode - resizing function (x1/2, x1/4) build-in circuit - dc/dc converter - adjustable vcom generation - oscillator for display clock generation - timing controller - non-volatile memory for factory default value - line inversion, frame inversion non-volatile memory - 7-bits for id code - 5-bits for vcom adjustment supply voltage range - analog supply voltage (vdd) range: 2.5v to 3.3v - i/o supply voltage (vddi) range: 1.65v to 3.3v output voltage level - gvdd C agnd: 3v to (avdd-0.5) v - avdd C agnd: 4.5v to 5.6v - vcl C agnd: -2.0v to -3.0v - vcomh C agnd: 3.0v to (avdd-0.5) v - vcoml C agnd: (vcl+0.5) v to 0.0v - vgh C agnd: 10v to 16.5v - vgl C agnd: -5v to -14v lower power consumption - cmos compatible inputs - optimized layout for cog assembly - operate temperature range: -30 ~ +85 ST7781 8080 parallel interface :8bit/ 9 bit/16 bit /18bit serial interface :3- line sitronix technology corp. reserves the right to cha nge the contents in this document without prior not ice.
ST7781 ver. 1.7 2 3. pad arrangement face up (bump view) c11p c11p c11p c11p vgl vgl vgl vgl vgl vgl vgl vgl vgl vgl agnd agnd agnd vgh vgh vgh vgh vgh vgh dummy dummy c21n c21n c21n c21n c21p c21p c21p c21p c22n c22n c22n c22n c22n c22n c22n c22p c22p c22p c22p c22p c22p c22p c23n c23n c23n c23n c23n c23n c23n c23p c23p c23p c23p c23p c23p c23p dummy dummy 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180 190 200 210 220 230 y x dummy g319 g317 g315 g313 g311 g309 g307 g305 g303 g 17 g 15 g 13 g 11 g 9 g 7 g 5 g 3 g 1 dummy dummy s 1 s 2 s 3 s 4 s 5 s 6 s 7 s 8 s 9 s353 s354 s355 s356 s357 s358 s359 s360 dummy dummy s361 s362 s363 s364 s365 s366 s367 s368 s369 s712 s713 s714 s715 s716 s717 s718 s719 s720 dummy dummy g2 g4 g6 g8 g10 g12 g14 g16 g18 g304 g306 g308 g310 g312 g314 g316 g318 g320 dummy dummy sw_ee dummy dummy dummy testo im0 im1 im2 im3 dummy testo testo testo testo testo testo testo reset reset testi testi testi testi db17 db16 db15 db14 db13 dummy db12 db11 db10 db9 db8 dummy dummy db7 db6 db5 db4 db3 db2 db1 db0 dummy sdo sdi /rd /wr /scl rs /cs dummy osc fmark dummy testi testi testi testi dummy dummy testo testo dummy dummy vddi vddi vddi vddi vddi vddi vcc vcc vcc vcc vcc vcc vcc vcc vcc vcc vcc dummy dgnd dgnd dgnd dgnd dgnd dgnd dgnd dgnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd v25 dummy dummy vcom vcom vcom vcom vcom vcom vcom vcomh vcomh vcomh vcomh vcomh vcomh vcoml vcoml vcoml vcoml gvdd gvdd gvdd dummy dummy dummy vcl vcl vcl vcl vcl avdd avdd avdd avdd avdd avdd vci1 vci1 vci1 vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd testo testo c12n c12n c12n c12n c12n c12p c12p c12p c12p c12p c11n c11n c11n c11n c11n c11p chip size: 18163um x 800um chip thickness : 280um or 300um (typ.) pad location: pad center. coordinate origin: chip center au bump height: 15um (typ.) au bump size: 1. 16um x 90um gate: g1 ~ g320 source: s1 ~ s720 2. 50um x 80um input pads pad 1 to 243. 10 10 15 20 15 15 15 20 15 20 15 10 10 15 15 20 alignment marks alignment mark: a1 (x , y) = (-8751 , 252.5) alignment mark: a2 (x , y) = (8751 , 252.5) bump view
ST7781 ver. 1.7 3 s1~s720 g1~g320 dummy (no.244~1291) i/o pads (no.1~243)
ST7781 ver. 1.7 4 4. pad center coordinates pad no. pin name x y pad no. pin name x y 1 dummy -8610 -304 41 db4 -5585 -304 2 sw_ee -8540 -304 42 db3 -5505 -304 3 dummy -8470 -304 43 db2 -5425 -304 4 dummy -8400 -304 44 db1 -5345 -304 5 dummy -8330 -304 45 db0 -5265 -304 6 testo -8260 -304 46 dummy -5180 -304 7 im0 -8190 -304 47 sdo -5110 -304 8 im1 -8120 -304 48 sdi -5040 -304 9 im2 -8050 -304 49 /rd -4970 -304 10 im3 -7980 -304 50 /wr /scl -4900 -304 11 dummy -7910 -304 51 rs -4830 -304 12 testo -7840 -304 52 /cs -4760 -304 13 testo -7770 -304 53 dummy -4690 -304 14 testo -7700 -304 54 osc -4620 -304 15 testo -7630 -304 55 fmark -4550 -304 16 testo -7560 -304 56 dummy -4480 -304 17 testo -7490 -304 57 testi -4410 -304 18 testo -7420 -304 58 testi -4340 -304 19 reset -7350 -304 59 testi -4270 -304 20 reset -7280 -304 60 testi -4200 -304 21 testi -7210 -304 61 dummy -4130 -304 22 testi -7140 -304 62 dummy -4060 -304 23 testi -7070 -304 63 testo -3990 -304 24 testi -7000 -304 64 testo -3920 -304 25 db17 -6905 -304 65 dummy -3850 -304 26 db16 -6825 -304 66 dummy -3780 -304 27 db15 -6745 -304 67 vddi -3710 -304 28 db14 -6665 -304 68 vddi -3640 -304 29 db13 -6585 -304 69 vddi -3570 -304 30 dummy -6495 -304 70 vddi -3500 -304 31 db12 -6405 -304 71 vddi -3430 -304 32 db11 -6325 -304 72 vddi -3360 -304 33 db10 -6245 -304 73 vcc -3290 -304 34 db9 -6165 -304 74 vcc -3220 -304 35 db8 -6085 -304 75 vcc -3150 -304 36 dummy -5990 -304 76 vcc -3080 -304 37 dummy -5920 -304 77 vcc -3010 -304 38 db7 -5825 -304 78 vcc -2940 -304 39 db6 -5745 -304 79 vcc -2870 -304 40 db5 -5665 -304 80 vcc -2800 -304
ST7781 ver. 1.7 5 pad no. pin name x y pad no. pin name x y 81 vcc -2730 -304 121 vcoml 70 -304 82 vcc -2660 -304 122 vcoml 140 -304 83 vcc -2590 -304 123 vcoml 210 -304 84 dummy -2520 -304 124 vcoml 280 -304 85 dgnd -2450 -304 125 gvdd 350 -304 86 dgnd -2380 -304 126 gvdd 420 -304 87 dgnd -2310 -304 127 gvdd 490 -304 88 dgnd -2240 -304 128 dummy 560 -304 89 dgnd -2170 -304 129 dummy 630 -304 90 dgnd -2100 -304 130 dummy 700 -304 91 dgnd -2030 -304 131 vcl 770 -304 92 dgnd -1960 -304 132 vcl 840 -304 93 agnd -1890 -304 133 vcl 910 -304 94 agnd -1820 -304 134 vcl 980 -304 95 agnd -1750 -304 135 vcl 1050 -304 96 agnd -1680 -304 136 avdd 1120 -304 97 agnd -1610 -304 137 avdd 1190 -304 98 agnd -1540 -304 138 avdd 1260 -304 99 agnd -1470 -304 139 avdd 1330 -304 100 agnd -1400 -304 140 avdd 1400 -304 101 agnd -1330 -304 141 avdd 1470 -304 102 agnd -1260 -304 142 vci1 1540 -304 103 agnd -1190 -304 143 vci1 1610 -304 104 agnd -1120 -304 144 vci1 1680 -304 105 v25 -1050 -304 145 vdd 1750 -304 106 dummy -980 -304 146 vdd 1820 -304 107 dummy -910 -304 147 vdd 1890 -304 108 vcom -840 -304 148 vdd 1960 -304 109 vcom -770 -304 149 vdd 2030 -304 110 vcom -700 -304 150 vdd 2100 -304 111 vcom -630 -304 151 vdd 2170 -304 112 vcom -560 -304 152 vdd 2240 -304 113 vcom -490 -304 153 vdd 2310 -304 114 vcom -420 -304 154 vdd 2380 -304 115 vcomh -350 -304 155 vdd 2450 -304 116 vcomh -280 -304 156 vdd 2520 -304 117 vcomh -210 -304 157 vdd 2590 -304 118 vcomh -140 -304 158 vdd 2660 -304 119 vcomh -70 -304 159 vdd 2730 -304 120 vcomh 0 -304 160 vdd 2800 -304
ST7781 ver. 1.7 6 pad no. pin name x y pad no. pin name x y 161 vdd 2870 -304 201 vgh 5670 -304 162 vdd 2940 -304 202 vgh 5740 -304 163 testo 3010 -304 203 vgh 5810 -304 164 testo 3080 -304 204 dummy 5880 -304 165 c12n 3150 -304 205 dummy 5950 -304 166 c12n 3220 -304 206 c21n 6020 -304 167 c12n 3290 -304 207 c21n 6090 -304 168 c12n 3360 -304 208 c21n 6160 -304 169 c12n 3430 -304 209 c21n 6230 -304 170 c12p 3500 -304 210 c21p 6300 -304 171 c12p 3570 -304 211 c21p 6370 -304 172 c12p 3640 -304 212 c21p 6440 -304 173 c12p 3710 -304 213 c21p 6510 -304 174 c12p 3780 -304 214 c22n 6580 -304 175 c11n 3850 -304 215 c22n 6650 -304 176 c11n 3920 -304 216 c22n 6720 -304 177 c11n 3990 -304 217 c22n 6790 -304 178 c11n 4060 -304 218 c22n 6860 -304 179 c11n 4130 -304 219 c22n 6930 -304 180 c11p 4200 -304 220 c22n 7000 -304 181 c11p 4270 -304 221 c22p 7070 -304 182 c11p 4340 -304 222 c22p 7140 -304 183 c11p 4410 -304 223 c22p 7210 -304 184 c11p 4480 -304 224 c22p 7280 -304 185 vgl 4550 -304 225 c22p 7350 -304 186 vgl 4620 -304 226 c22p 7420 -304 187 vgl 4690 -304 227 c22p 7490 -304 188 vgl 4760 -304 228 c23n 7560 -304 189 vgl 4830 -304 229 c23n 7630 -304 190 vgl 4900 -304 230 c23n 7700 -304 191 vgl 4970 -304 231 c23n 7770 -304 192 vgl 5040 -304 232 c23n 7840 -304 193 vgl 5110 -304 233 c23n 7910 -304 194 vgl 5180 -304 234 c23n 7980 -304 195 agnd 5250 -304 235 c23p 8050 -304 196 agnd 5320 -304 236 c23p 8120 -304 197 agnd 5390 -304 237 c23p 8190 -304 198 vgh 5460 -304 238 c23p 8260 -304 199 vgh 5530 -304 239 c23p 8330 -304 200 vgh 5600 -304 240 c23p 8400 -304
ST7781 ver. 1.7 7 pad no. pin name x y pad no. pin name x y 241 c23p 8470 -304 281 g248 8067 299 242 dummy 8540 -304 282 g246 8051 182 243 dummy 8610 -304 283 g244 8035 299 244 dummy 8659 182 284 g244 8019 182 245 g320 8643 299 285 g240 8003 299 246 g318 8627 182 286 g240 7987 182 247 g316 8611 299 287 g236 7971 299 248 g314 8595 182 288 g234 7955 182 249 g312 8579 299 289 g232 7939 299 250 g310 8563 182 290 g230 7923 182 251 g308 8547 299 291 g228 7907 299 252 g306 8531 182 292 g226 7891 182 253 g304 8515 299 293 g224 7875 299 254 g302 8499 182 294 g222 7859 182 255 g300 8483 299 295 g220 7843 299 256 g298 8467 182 296 g218 7827 182 257 g296 8451 299 297 g216 7811 299 258 g294 8435 182 298 g214 7795 182 259 g292 8419 299 299 g212 7779 299 260 g290 8403 182 300 g210 7763 182 261 g288 8387 299 301 g208 7747 299 262 g286 8371 182 302 g206 7731 182 263 g284 8355 299 303 g204 7715 299 264 g282 8339 182 304 g202 7699 182 265 g280 8323 299 305 g200 7683 299 266 g278 8307 182 306 g198 7667 182 267 g276 8291 299 307 g196 7651 299 268 g274 8275 182 308 g194 7635 182 269 g272 8259 299 309 g192 7619 299 270 g270 8243 182 310 g190 7603 182 271 g268 8227 299 311 g188 7587 299 272 g266 8211 182 312 g186 7571 182 273 g264 8195 299 313 g184 7555 299 274 g262 8179 182 314 g182 7539 182 275 g260 8163 299 315 g180 7523 299 276 g258 8147 182 316 g178 7507 182 277 g256 8131 299 317 g176 7491 299 278 g254 8115 182 318 g174 7475 182 279 g252 8099 299 319 g172 7459 299 280 g250 8083 182 320 g170 7443 182
ST7781 ver. 1.7 8 pad no. pin name x y pad no. pin name x y 321 g168 7427 299 361 g88 6787 299 322 g166 7411 182 362 g86 6771 182 323 g164 7395 299 363 g84 6755 299 324 g162 7379 182 364 g82 6739 182 325 g160 7363 299 365 g80 6723 299 326 g158 7347 182 366 g78 6707 182 327 g156 7331 299 367 g76 6691 299 328 g154 7315 182 368 g74 6675 182 329 g152 7299 299 369 g72 6659 299 330 g150 7283 182 370 g70 6643 182 331 g148 7267 299 371 g68 6627 299 332 g146 7251 182 372 g66 6611 182 333 g144 7235 299 373 g64 6595 299 334 g142 7219 182 374 g62 6579 182 335 g140 7203 299 375 g60 6563 299 336 g138 7187 182 376 g58 6547 182 337 g136 7171 299 377 g56 6531 299 338 g134 7155 182 378 g54 6515 182 339 g132 7139 299 379 g52 6499 299 340 g130 7123 182 380 g50 6483 182 341 g128 7107 299 381 g48 6467 299 342 g126 7091 182 382 g46 6451 182 343 g124 7075 299 383 g44 6435 299 344 g122 7059 182 384 g42 6419 182 345 g120 7043 299 385 g40 6403 299 346 g118 7027 182 386 g38 6387 182 347 g116 7011 299 387 g36 6371 299 348 g114 6995 182 388 g34 6355 182 349 g112 6979 299 389 g32 6339 299 350 g110 6963 182 390 g30 6323 182 351 g108 6947 299 391 g28 6307 299 352 g106 6931 182 392 g26 6291 182 353 g104 6915 299 393 g24 6275 299 354 g102 6899 182 394 g22 6259 182 355 g100 6883 299 395 g20 6243 299 356 g98 6867 182 396 g18 6227 182 357 g96 6851 299 397 g16 6211 299 358 g94 6835 182 398 g14 6195 182 359 g92 6819 299 399 g12 6179 299 360 g90 6803 182 400 g10 6163 182
ST7781 ver. 1.7 9 pad no. pin name x y pad no. pin name x y 401 g8 6147 299 441 s686 5487 182 402 g6 6131 182 442 s685 5471 299 403 g4 6115 299 443 s684 5455 182 404 g2 6099 182 444 s683 5439 299 405 dummy 6083 299 445 s682 5423 182 406 dummy 6047 299 446 s681 5407 299 407 s720 6031 182 447 s680 5391 182 408 s719 6015 299 448 s679 5375 299 409 s718 5999 182 449 s678 5359 182 410 s717 5983 299 450 s677 5343 299 411 s716 5967 182 451 s676 5327 182 412 s715 5951 299 452 s675 5311 299 413 s714 5935 182 453 s674 5295 182 414 s713 5919 299 454 s673 5279 299 415 s712 5903 182 455 s672 5263 182 416 s711 5887 299 456 s671 5247 299 417 s710 5871 182 457 s670 5231 182 418 s709 5855 299 458 s669 5215 299 419 s708 5839 182 459 s668 5199 182 420 s707 5823 299 460 s667 5183 299 421 s706 5807 182 461 s666 5167 182 422 s705 5791 299 462 s665 5151 299 423 s704 5775 182 463 s664 5135 182 424 s703 5759 299 464 s663 5119 299 425 s702 5743 182 465 s662 5103 182 426 s701 5727 299 466 s661 5087 299 427 s700 5711 182 467 s660 5071 182 428 s699 5695 299 468 s659 5055 299 429 s698 5679 182 469 s658 5039 182 430 s697 5663 299 470 s657 5023 299 431 s696 5647 182 471 s656 5007 182 432 s695 5631 299 472 s655 4991 299 433 s694 5615 182 473 s654 4975 182 434 s693 5599 299 474 s653 4959 299 435 s692 5583 182 475 s652 4943 182 436 s691 5567 299 476 s651 4927 299 437 s690 5551 182 477 s650 4911 182 438 s689 5535 299 478 s649 4895 299 439 s688 5519 182 479 s648 4879 182 440 s687 5503 299 480 s647 4863 299
ST7781 ver. 1.7 10 pad no. pin name x y pad no. pin name x y 481 s646 4847 182 521 s606 4207 182 482 s645 4831 299 522 s605 4191 299 483 s644 4815 182 523 s604 4175 182 484 s643 4799 299 524 s603 4159 299 485 s642 4783 182 525 s602 4143 182 486 s641 4767 299 526 s601 4127 299 487 s640 4751 182 527 s600 4111 182 488 s639 4735 299 528 s599 4095 299 489 s638 4719 182 529 s598 4079 182 490 s637 4703 299 530 s597 4063 299 491 s636 4687 182 531 s596 4047 182 492 s635 4671 299 532 s595 4031 299 493 s634 4655 182 533 s594 4015 182 494 s633 4639 299 534 s593 3999 299 495 s632 4623 182 535 s592 3983 182 496 s631 4607 299 536 s591 3967 299 497 s630 4591 182 537 s590 3951 182 498 s629 4575 299 538 s589 3935 299 499 s628 4559 182 539 s588 3919 182 500 s627 4543 299 540 s587 3903 299 501 s626 4527 182 541 s586 3887 182 502 s625 4511 299 542 s585 3871 299 503 s624 4495 182 543 s584 3855 182 504 s623 4479 299 544 s583 3839 299 505 s622 4463 182 545 s582 3823 182 506 s621 4447 299 546 s581 3807 299 507 s620 4431 182 547 s580 3791 182 508 s619 4415 299 548 s579 3775 299 509 s618 4399 182 549 s578 3759 182 510 s617 4383 299 550 s577 3743 299 511 s616 4367 182 551 s576 3727 182 512 s615 4351 299 552 s575 3711 299 513 s614 4335 182 553 s574 3695 182 514 s613 4319 299 554 s573 3679 299 515 s612 4303 182 555 s572 3663 182 516 s611 4287 299 556 s571 3647 299 517 s610 4271 182 557 s570 3631 182 518 s609 4255 299 558 s569 3615 299 519 s608 4239 182 559 s568 3599 182 520 s607 4223 299 560 s567 3583 299
ST7781 ver. 1.7 11 pad no. pin name x y pad no. pin name x y 561 s566 3567 182 601 s526 2927 182 562 s565 3551 299 602 s525 2911 299 563 s564 3535 182 603 s524 2895 182 564 s563 3519 299 604 s523 2879 299 565 s562 3503 182 605 s522 2863 182 566 s561 3487 299 606 s521 2847 299 567 s560 3471 182 607 s520 2831 182 568 s559 3455 299 608 s519 2815 299 569 s558 3439 182 609 s518 2799 182 570 s557 3423 299 610 s517 2783 299 571 s556 3407 182 611 s516 2767 182 572 s555 3391 299 612 s515 2751 299 573 s554 3375 182 613 s514 2735 182 574 s553 3359 299 614 s513 2719 299 575 s552 3343 182 615 s512 2703 182 576 s551 3327 299 616 s511 2687 299 577 s550 3311 182 617 s510 2671 182 578 s549 3295 299 618 s509 2655 299 579 s548 3279 182 619 s508 2639 182 580 s547 3263 299 620 s507 2623 299 581 s546 3247 182 621 s506 2607 182 582 s545 3231 299 622 s505 2591 299 583 s544 3215 182 623 s504 2575 182 584 s543 3199 299 624 s503 2559 299 585 s542 3183 182 625 s502 2543 182 586 s541 3167 299 626 s501 2527 299 587 s540 3151 182 627 s500 2511 182 588 s539 3135 299 628 s499 2495 299 589 s538 3119 182 629 s498 2479 182 590 s537 3103 299 630 s497 2463 299 591 s536 3087 182 631 s496 2447 182 592 s535 3071 299 632 s495 2431 299 593 s534 3055 182 633 s494 2415 182 594 s533 3039 299 634 s493 2399 299 595 s532 3023 182 635 s492 2383 182 596 s531 3007 299 636 s491 2367 299 597 s530 2991 182 637 s490 2351 182 598 s529 2975 299 638 s489 2335 299 599 s528 2959 182 639 s488 2319 182 600 s527 2943 299 640 s487 2303 299
ST7781 ver. 1.7 12 pad no. pin name x y pad no. pin name x y 641 s486 2287 182 681 s446 1647 182 642 s485 2271 299 682 s445 1631 299 643 s484 2255 182 683 s444 1615 182 644 s483 2239 299 684 s443 1599 299 645 s482 2223 182 685 s442 1583 182 646 s481 2207 299 686 s441 1567 299 647 s480 2191 182 687 s440 1551 182 648 s479 2175 299 688 s439 1535 299 649 s478 2159 182 689 s438 1519 182 650 s477 2143 299 690 s437 1503 299 651 s476 2127 182 691 s436 1487 182 652 s475 2111 299 692 s435 1471 299 653 s474 2095 182 693 s434 1455 182 654 s473 2079 299 694 s433 1439 299 655 s472 2063 182 695 s432 1423 182 656 s471 2047 299 696 s431 1407 299 657 s470 2031 182 697 s430 1391 182 658 s469 2015 299 698 s429 1375 299 659 s468 1999 182 699 s428 1359 182 660 s467 1983 299 700 s427 1343 299 661 s466 1967 182 701 s426 1327 182 662 s465 1951 299 702 s425 1311 299 663 s464 1935 182 703 s424 1295 182 664 s463 1919 299 704 s423 1279 299 665 s462 1903 182 705 s422 1263 182 666 s461 1887 299 706 s421 1247 299 667 s460 1871 182 707 s420 1231 182 668 s459 1855 299 708 s419 1215 299 669 s458 1839 182 709 s418 1199 182 670 s457 1823 299 710 s417 1183 299 671 s456 1807 182 711 s416 1167 182 672 s455 1791 299 712 s415 1151 299 673 s454 1775 182 713 s414 1135 182 674 s453 1759 299 714 s413 1119 299 675 s452 1743 182 715 s412 1103 182 676 s451 1727 299 716 s411 1087 299 677 s450 1711 182 717 s410 1071 182 678 s449 1695 299 718 s409 1055 299 679 s448 1679 182 719 s408 1039 182 680 s447 1663 299 720 s407 1023 299
ST7781 ver. 1.7 13 pad no. pin name x y pad no. pin name x y 721 s406 1007 182 761 s366 367 182 722 s405 991 299 762 s365 351 299 723 s404 975 182 763 s364 335 182 724 s403 959 299 764 s363 319 299 725 s402 943 182 765 s362 303 182 726 s401 927 299 766 s361 287 299 727 s400 911 182 767 dummy 271 182 728 s399 895 299 768 dummy -271 182 729 s398 879 182 769 s360 -287 299 730 s397 863 299 770 s359 -303 182 731 s396 847 182 771 s358 -319 299 732 s395 831 299 772 s357 -335 182 733 s394 815 182 773 s356 -351 299 734 s393 799 299 774 s355 -367 182 735 s392 783 182 775 s354 -383 299 736 s391 767 299 776 s353 -399 182 737 s390 751 182 777 s352 -415 299 738 s389 735 299 778 s351 -431 182 739 s388 719 182 779 s350 -447 299 740 s387 703 299 780 s349 -463 182 741 s386 687 182 781 s348 -479 299 742 s385 671 299 782 s347 -495 182 743 s384 655 182 783 s346 -511 299 744 s383 639 299 784 s345 -527 182 745 s382 623 182 785 s344 -543 299 746 s381 607 299 786 s343 -559 182 747 s380 591 182 787 s342 -575 299 748 s379 575 299 788 s341 -591 182 749 s378 559 182 789 s340 -607 299 750 s377 543 299 790 s339 -623 182 751 s376 527 182 791 s338 -639 299 752 s375 511 299 792 s337 -655 182 753 s374 495 182 793 s336 -671 299 754 s373 479 299 794 s335 -687 182 755 s372 463 182 795 s334 -703 299 756 s371 447 299 796 s333 -719 182 757 s370 431 182 797 s332 -735 299 758 s369 415 299 798 s331 -751 182 759 s368 399 182 799 s330 -767 299 760 s367 383 299 800 s329 -783 182
ST7781 ver. 1.7 14 pad no. pin name x y pad no. pin name x y 801 s328 -799 299 841 s288 -1439 299 802 s327 -815 182 842 s287 -1455 182 803 s326 -831 299 843 s286 -1471 299 804 s325 -847 182 844 s285 -1487 182 805 s324 -863 299 845 s284 -1503 299 806 s323 -879 182 846 s283 -1519 182 807 s322 -895 299 847 s282 -1535 299 808 s321 -911 182 848 s281 -1551 182 809 s320 -927 299 849 s280 -1567 299 810 s319 -943 182 850 s279 -1583 182 811 s318 -959 299 851 s278 -1599 299 812 s317 -975 182 852 s277 -1615 182 813 s316 -991 299 853 s276 -1631 299 814 s315 -1007 182 854 s275 -1647 182 815 s314 -1023 299 855 s274 -1663 299 816 s313 -1039 182 856 s273 -1679 182 817 s312 -1055 299 857 s272 -1695 299 818 s311 -1071 182 858 s271 -1711 182 819 s310 -1087 299 859 s270 -1727 299 820 s309 -1103 182 860 s269 -1743 182 821 s308 -1119 299 861 s268 -1759 299 822 s307 -1135 182 862 s267 -1775 182 823 s306 -1151 299 863 s266 -1791 299 824 s305 -1167 182 864 s265 -1807 182 825 s304 -1183 299 865 s264 -1823 299 826 s303 -1199 182 866 s263 -1839 182 827 s302 -1215 299 867 s262 -1855 299 828 s301 -1231 182 868 s261 -1871 182 829 s300 -1247 299 869 s260 -1887 299 830 s299 -1263 182 870 s269 -1903 182 831 s298 -1279 299 871 s268 -1919 299 832 s297 -1295 182 872 s267 -1935 182 833 s296 -1311 299 873 s266 -1951 299 834 s295 -1327 182 874 s265 -1967 182 835 s294 -1343 299 875 s264 -1983 299 836 s293 -1359 182 876 s263 -1999 182 837 s292 -1375 299 877 s262 -2015 299 838 s291 -1391 182 878 s261 -2031 182 839 s290 -1407 299 879 s260 -2047 299 840 s289 -1423 182 880 s249 -2063 182
ST7781 ver. 1.7 15 pad no. pin name x y pad no. pin name x y 881 s248 -2079 299 921 s208 -2719 299 882 s247 -2095 182 922 s207 -2735 182 883 s246 -2111 299 923 s206 -2751 299 884 s245 -2127 182 924 s205 -2767 182 885 s244 -2143 299 925 s204 -2783 299 886 s243 -2159 182 926 s203 -2799 182 887 s242 -2175 299 927 s202 -2815 299 888 s241 -2191 182 928 s201 -2831 182 889 s240 -2207 299 929 s200 -2847 299 890 s239 -2223 182 930 s199 -2863 182 891 s238 -2239 299 931 s198 -2879 299 892 s237 -2255 182 932 s197 -2895 182 893 s236 -2271 299 933 s196 -2911 299 894 s235 -2287 182 934 s195 -2927 182 895 s234 -2303 299 935 s194 -2943 299 896 s233 -2319 182 936 s193 -2959 182 897 s232 -2335 299 937 s192 -2975 299 898 s231 -2351 182 938 s191 -2991 182 899 s230 -2367 299 939 s190 -3007 299 900 s229 -2383 182 940 s189 -3023 182 901 s228 -2399 299 941 s188 -3039 299 902 s227 -2415 182 942 s187 -3055 182 903 s226 -2431 299 943 s186 -3071 299 904 s225 -2447 182 944 s185 -3087 182 905 s224 -2463 299 945 s184 -3103 299 906 s223 -2479 182 946 s183 -3119 182 907 s222 -2495 299 947 s182 -3135 299 908 s221 -2511 182 948 s181 -3151 182 909 s220 -2527 299 949 s180 -3167 299 910 s219 -2543 182 950 s179 -3183 182 911 s218 -2559 299 951 s178 -3199 299 912 s217 -2575 182 952 s177 -3215 182 913 s216 -2591 299 953 s176 -3231 299 914 s215 -2607 182 954 s175 -3247 182 915 s214 -2623 299 955 s174 -3263 299 916 s213 -2639 182 956 s173 -3279 182 917 s212 -2655 299 957 s172 -3295 299 918 s211 -2671 182 958 s171 -3311 182 919 s210 -2687 299 959 s170 -3327 299 920 s209 -2703 182 960 s169 -3343 182
ST7781 ver. 1.7 16 pad no. pin name x y pad no. pin name x y 961 s168 -3359 299 1001 s128 -3999 299 962 s167 -3375 182 1002 s127 -4015 182 963 s166 -3391 299 1003 s126 -4031 299 964 s165 -3407 182 1004 s125 -4047 182 965 s164 -3423 299 1005 s124 -4063 299 966 s163 -3439 182 1006 s123 -4079 182 967 s162 -3455 299 1007 s122 -4095 299 968 s161 -3471 182 1008 s121 -4111 182 969 s160 -3487 299 1009 s120 -4127 299 970 s159 -3503 182 1010 s119 -4143 182 971 s158 -3519 299 1011 s118 -4159 299 972 s157 -3535 182 1012 s117 -4175 182 973 s156 -3551 299 1013 s116 -4191 299 974 s155 -3567 182 1014 s115 -4207 182 975 s154 -3583 299 1015 s114 -4223 299 976 s153 -3599 182 1016 s113 -4239 182 977 s152 -3615 299 1017 s112 -4255 299 978 s151 -3631 182 1018 s111 -4271 182 979 s150 -3647 299 1019 s110 -4287 299 980 s149 -3663 182 1020 s109 -4303 182 981 s148 -3679 299 1021 s108 -4319 299 982 s147 -3695 182 1022 s107 -4335 182 983 s146 -3711 299 1023 s106 -4351 299 984 s145 -3727 182 1024 s105 -4367 182 985 s144 -3743 299 1025 s104 -4383 299 986 s143 -3759 182 1026 s103 -4399 182 987 s142 -3775 299 1027 s102 -4415 299 988 s141 -3791 182 1028 s101 -4431 182 989 s140 -3807 299 1029 s100 -4447 299 990 s139 -3823 182 1030 s99 -4463 182 991 s138 -3839 299 1031 s98 -4479 299 992 s137 -3855 182 1032 s97 -4495 182 993 s136 -3871 299 1033 s96 -4511 299 994 s135 -3887 182 1034 s95 -4527 182 995 s134 -3903 299 1035 s94 -4543 299 996 s133 -3919 182 1036 s93 -4559 182 997 s132 -3935 299 1037 s92 -4575 299 998 s131 -3951 182 1038 s91 -4591 182 999 s130 -3967 299 1039 s90 -4607 299 1000 s129 -3983 182 1040 s89 -4623 182
ST7781 ver. 1.7 17 pad no. pin name x y pad no. pin name x y 1041 s88 -4639 299 1081 s48 -5279 299 1042 s87 -4655 182 1082 s47 -5295 182 1043 s86 -4671 299 1083 s46 -5311 299 1044 s85 -4687 182 1084 s45 -5327 182 1045 s84 -4703 299 1085 s44 -5343 299 1046 s83 -4719 182 1086 s43 -5359 182 1047 s82 -4735 299 1087 s42 -5375 299 1048 s81 -4751 182 1088 s41 -5391 182 1049 s80 -4767 299 1089 s40 -5407 299 1050 s79 -4783 182 1090 s39 -5423 182 1051 s78 -4799 299 1091 s38 -5439 299 1052 s77 -4815 182 1092 s37 -5455 182 1053 s76 -4831 299 1093 s36 -5471 299 1054 s75 -4847 182 1094 s35 -5487 182 1055 s74 -4863 299 1095 s34 -5503 299 1056 s73 -4879 182 1096 s33 -5519 182 1057 s72 -4895 299 1097 s32 -5535 299 1058 s71 -4911 182 1098 s31 -5551 182 1059 s70 -4927 299 1099 s30 -5567 299 1060 s69 -4943 182 1100 s29 -5583 182 1061 s68 -4959 299 1101 s28 -5599 299 1062 s67 -4975 182 1102 s27 -5615 182 1063 s66 -4991 299 1103 s26 -5631 299 1064 s65 -5007 182 1104 s25 -5647 182 1065 s64 -5023 299 1105 s24 -5663 299 1066 s63 -5039 182 1106 s23 -5679 182 1067 s62 -5055 299 1107 s22 -5695 299 1068 s61 -5071 182 1108 s21 -5711 182 1069 s60 -5087 299 1109 s20 -5727 299 1070 s59 -5103 182 1110 s19 -5743 182 1071 s58 -5119 299 1111 s18 -5759 299 1072 s57 -5135 182 1112 s17 -5775 182 1073 s56 -5151 299 1113 s16 -5791 299 1074 s55 -5167 182 1114 s15 -5807 182 1075 s54 -5183 299 1115 s14 -5823 299 1076 s53 -5199 182 1116 s13 -5839 182 1077 s52 -5215 299 1117 s12 -5855 299 1078 s51 -5231 182 1118 s11 -5871 182 1079 s50 -5247 299 1119 s10 -5887 299 1080 s49 -5263 182 1120 s9 -5903 182
ST7781 ver. 1.7 18 pad no. pin name x y pad no. pin name x y 1121 s8 -5919 299 1161 g61 -6579 182 1122 s7 -5935 182 1162 g63 -6595 299 1123 s6 -5951 299 1163 g65 -6611 182 1124 s5 -5967 182 1164 g67 -6627 299 1125 s4 -5983 299 1165 g69 -6643 182 1126 s3 -5999 182 1166 g71 -6659 299 1127 s2 -6015 299 1167 g73 -6675 182 1128 s1 -6031 182 1168 g75 -6691 299 1129 dummy -6047 299 1169 g77 -6707 182 1130 dummy -6081.62 299 1170 g79 -6723 299 1131 g1 -6099 182 1171 g81 -6739 182 1132 g3 -6115 299 1172 g83 -6755 299 1133 g5 -6131 182 1173 g85 -6771 182 1134 g7 -6147 299 1174 g87 -6787 299 1135 g9 -6163 182 1175 g89 -6803 182 1136 g11 -6179 299 1176 g91 -6819 299 1137 g13 -6195 182 1177 g93 -6835 182 1138 g15 -6211 299 1178 g95 -6851 299 1139 g17 -6227 182 1179 g97 -6867 182 1140 g19 -6243 299 1180 g99 -6883 299 1141 g21 -6259 182 1181 g101 -6899 182 1142 g23 -6275 299 1182 g103 -6915 299 1143 g25 -6291 182 1183 g105 -6931 182 1144 g27 -6307 299 1184 g107 -6947 299 1145 g29 -6323 182 1185 g109 -6963 182 1146 g31 -6339 299 1186 g111 -6979 299 1147 g33 -6355 182 1187 g113 -6995 182 1148 g35 -6371 299 1188 g115 -7011 299 1149 g37 -6387 182 1189 g117 -7027 182 1150 g39 -6403 299 1190 g119 -7043 299 1151 g41 -6419 182 1191 g121 -7059 182 1152 g43 -6435 299 1192 g123 -7075 299 1153 g45 -6451 182 1193 g125 -7091 182 1154 g47 -6467 299 1194 g127 -7107 299 1155 g49 -6483 182 1195 g129 -7123 182 1156 g51 -6499 299 1196 g131 -7139 299 1157 g53 -6515 182 1197 g133 -7155 182 1158 g55 -6531 299 1198 g135 -7171 299 1159 g57 -6547 182 1199 g137 -7187 182 1160 g59 -6563 299 1200 g139 -7203 299
ST7781 ver. 1.7 19 pad no. pin name x y pad no. pin name x y 1201 g141 -7219 182 1241 g221 -7859 182 1202 g143 -7235 299 1242 g223 -7875 299 1203 g145 -7251 182 1243 g225 -7891 182 1204 g147 -7267 299 1244 g227 -7907 299 1205 g149 -7283 182 1245 g229 -7923 182 1206 g151 -7299 299 1246 g231 -7939 299 1207 g153 -7315 182 1247 g233 -7955 182 1208 g155 -7331 299 1248 g235 -7971 299 1209 g157 -7347 182 1249 g237 -7987 182 1210 g159 -7363 299 1250 g239 -8003 299 1211 g161 -7379 182 1251 g241 -8019 182 1212 g163 -7395 299 1252 g243 -8035 299 1213 g165 -7411 182 1253 g245 -8051 182 1214 g167 -7427 299 1254 g247 -8067 299 1215 g169 -7443 182 1255 g249 -8083 182 1216 g171 -7459 299 1256 g251 -8099 299 1217 g173 -7475 182 1257 g253 -8115 182 1218 g175 -7491 299 1258 g255 -8131 299 1219 g177 -7507 182 1259 g257 -8147 182 1220 g179 -7523 299 1260 g259 -8163 299 1221 g181 -7539 182 1261 g261 -8179 182 1222 g183 -7555 299 1262 g263 -8195 299 1223 g185 -7571 182 1263 g265 -8211 182 1224 g187 -7587 299 1264 g267 -8227 299 1225 g189 -7603 182 1265 g269 -8243 182 1226 g191 -7619 299 1266 g271 -8259 299 1227 g193 -7635 182 1267 g273 -8275 182 1228 g195 -7651 299 1268 g275 -8291 299 1229 g197 -7667 182 1269 g277 -8307 182 1230 g199 -7683 299 1270 g279 -8323 299 1231 g201 -7699 182 1271 g281 -8339 182 1232 g203 -7715 299 1272 g283 -8355 299 1233 g205 -7731 182 1273 g285 -8371 182 1234 g207 -7747 299 1274 g287 -8387 299 1235 g209 -7763 182 1275 g289 -8403 182 1236 g211 -7779 299 1276 g291 -8419 299 1237 g213 -7795 182 1277 g293 -8435 182 1238 g215 -7811 299 1278 g295 -8451 299 1239 g217 -7827 182 1279 g297 -8467 182 1240 g219 -7843 299 1280 g299 -8483 299
ST7781 ver. 1.7 20 pad no. pin name x y 1281 g301 -8499 182 1282 g303 -8515 299 1283 g305 -8531 182 1284 g307 -8547 299 1285 g309 -8563 182 1286 g311 -8579 299 1287 g313 -8595 182 1288 g315 -8611 299 1289 g317 -8627 182 1290 g319 -8643 299 1291 dummy -8659 182
ST7781 ver. 1.7 21 5. block diagram
ST7781 ver. 1.7 22 6. pin description 6.1 power supply pin name i/o description connect pin vdd i power supply for analog, digital system and boo ster circuit vdd vddi i power supply for i/o system vddi agnd i system ground for analog system and booster ci rcuit. gnd dgnd i system ground for i/o system and internal dig ital system. gnd 6.2 interface logic pin name i/o description connect pin im0~im3 i -select the mcu system interface mode im3 im2 im1 im0 mcu-interface mode db pin use 0 0 1 0 i80-system 16-bit interface db[17:10] db[8:1] 0 0 1 1 i80-system 8-bit interface db[17:10] 0 1 0 id serial peripheral interface (spi) sdi,sdo 1 0 1 0 i80-system 18-bit interface db[17:0] 1 0 1 1 i80-system 9-bit interface db[17:9] -if not used, please connect this pin to vddi or dgn d -when the serial peripheral interface is selected, im0_id pin is used for the device id code setting. dgnd/vddi reset i -this signal will reset the driver and it must be applied to properly initialize the chip. mcu /cs i -chip select input pin and signal is active low. -this pin can be permanently fixed low in mcu int erface mode only. mcu rs i -display data or command selection pin in mcu inter face. rs =1: display data or parameter. rs =0: command. mcu /rd i -read enable in 8080 mcu parallel interface. mcu /wr/scl i -write operation enable pin in 8080 mcu parallel in terface. -in spi interface, this pin is used as scl. -if not used, please connect this pin to vddi or dgn d. mcu sdi i -spi interface data input pin. -the data is latched on the rising edge of the scl s ignal. -if not used, please connect this pin to vddi or dgn d. mcu sdo o -spi interface data output pin. -the data is outputted on the falling edge of the sc l signal. -let sdo as floating when not in use. mcu sw_ee i -to use extended command set, please connect this p in to vddi. -during normal operation, please let this pin open. dgnd/vddi fmark o -output a frame head pulse signal is used as synchr onies mcu to frame rate -if not used, let this pin open - note1. when /cs=1, there is no influence to the p arallel interface. note2. 1 = vddi level, 0 = dgnd level.
ST7781 ver. 1.7 23 6.3 driver output pin name i/o description connect pin s1 to s720 o -source driver output pins -to change the shift direction of signal outputs, u se the ss bit. ss = 0, the data in the ram address h00000 is outp ut from s1. ss = 1, the data in the ram address h00000 is outp ut from s720. -when ss=0 s1, s4, s7, display red (r), s2, s5, s8, ... display g reen (g), and s3, s6, s9 ... display blue (b) lcd g1 to g320 o -gate driver output pins. vgh: selecting gate lines level. vgl: non-selecting gate lines level. lcd vci1 o -a reference voltage for step-up circuit 1. the amplitude between vdd and agnd is determined by t he vc [2:0] bits.make sure to set the vci1 voltage so that the avdd, vcl, vgh and vgl voltages are set within the respective specific ation. -connect a capacitor for stabilization. capacitor avdd o - power pad for analogy circuit. - connect a capacitor for stabilization. capacitor vcl o -power pad for vcoml circuit. -connect a capacitor for stabilization. capacitor vgh o -power pad pin for gate driver circuit. -connect a capacitor for stabilization. capacitor vgl o -power pad for gate driver circuit. -connect a capacitor for stabilization. capacitor gvdd o -a standard level for grayscale voltage generator. -connect a capacitor for stabilization. capacitor vcc o - monitoring pin of internal digital reference volt age. -connect a capacitor for stabilization. capacitor vcomh o -positive voltage output of vcom. -connect a capacitor for stabilization. capacitor vcoml o -negative voltage output of vcom. -connect a capacitor for stabilization. capacitor vcom o -a power supply for the tft-lcd common electro de. common electrode c11p, c11n c12p, c12n o -capacitor connecting pins for step-up circuit 1 (for avdd). step-up capacitor c21p, c21n c22p, c22n c23p, c23n o -capacitor connecting pins for step-up circuit 2 (for vgh, vgl, and vcl). step-up capacitor note1.vci1, gvdd, avdd, vcc, vcl, vomh, voml, c11p/n, c12p/ n, c21p/n pin need to connect a capacitor that rated min voltage: 6.3v and typical capacitance value: 1uf note2.c22p/n, c23p /n, need to connect a capacitor that rated min voltage: 10v and typical capacitance value: 1uf note3.vgh, vgl need to connect a capacitor that rated min voltage: 25v and typical capacitance value: 1u f 6.4 test pin name i/o description connect pin dummy o -these pins are dummy (have no function inside). -please let these pin open. open testo o -these pins are for testing. -please let these pin open. open testi i -these pins are for testing. -please let these pin connect to dgnd. dgnd osc o -this pin is for testing. -please let these pin open. open v25 o -this pin is for testing. -please let these pin open. open
ST7781 ver. 1.7 24 7. driver electrical characteristics 7.1 absolute operation range item symbol rating unit supply voltage vdd - 0.3 ~ +4.6 v supply voltage (logic) vddi - 0.3 ~ +4.6 v supply voltage (digital) vcc -0.3 ~ +4.6 v driver supply voltage vgh-vgl -0.3 ~ +30.0 v logic input voltage range v in 0.5 ~ vddi + 0.5 v logic output voltage range v o 0.5 ~ vddi + 0.5 v operating temperature range t opr -30 ~ +85 storage temperature range t stg -40 ~ +125 note: if one of the above items is exceeded its max imum limitation momentarily, the quality of the pro duct may be degraded. absolute maximum limitation, therefore, sp ecify the values exceeding which the product may be physically damaged. be sure to use the product withi n the recommend range. 7.2 dc characteristics specification parameter symbol condition min typ max unit related pins power & operation voltage system voltage vdd operating voltage 2.5 2.8 3.3 v interface operation voltage vddi i/o supply voltage 1.65 1.8/2.8 3.3 v input / output logic-high input voltage v ih 0.7vddi vddi v note 1 logic-low input voltage v il vss 0.3vddi v note 1 logic-high output voltage v oh i oh = -1.0ma 0.8vddi vddi v note 1 logic-low output voltage v ol i ol = +1.0ma vss 0.2vddi v note 1 input leakage current i il -0.1 +0.1 ua note 1 source driver output deviation voltage v dev 10 mv output offset voltage v offset 35 mv note 2 note 1: vddi=1.65 to 3.3v, vdd=2.6 to 3.3v, agnd=dgnd =0v, ta= -30 to 85 . note 2: the maximum value is between measured point of source output and gamma setting value. 7.3 power consumption ta=25 , frame rate = 70hz, dc current consumption typical maximum operation mode inversion mode image iddi (ma) idd (ma) iddi (ma) idd (ma) normal mode one line note 1 0.01 3.00 0.01 5.00 stand-by mode n/a note 1 0.01 0.03 0.01 0.05 note 1: vddi=1.8v, vdd=2.8v, all pixels black. .
ST7781 ver. 1.7 25 8. system interface 8.1 interface specifications ST7781 has the system interface to read/write the co ntrol registers and display memory (dram) displayin g a moving picture. user can select an optimum interface to di splay the moving or still picture with efficient da ta transfer. all display data are stored in the dram to reduce the data trans fer efforts and only the updating data is necessary to be transferred. user can only update a sub-range of dram by using th e window address function. ST7781 adopts 18-bit bus interface architecture for high-performance microprocessor. all the functional blocks of ST7781 starts to work after receiving the correct instruct ion from the external microprocessor by the 18bits, 16bits, 9bits,8bits. the index register (ir) stores the register address to which the instructions and display data will be wri tten. the data/command selection signal (rs), the read/write signals (/rd// wr) and data bus db[17:0] are used to read/write the instructions and data of ST7781. the registers of the ST7781 are categ orized into the following groups. 1. specify the index of register (ir) 2. read a status 3. display control 4. power management control 5. display data processing 6. set internal dram address (ac) 7. transfer data to/from the internal dram (r22h) 8. internal grayscale -correction (r30h ~ r3dh) normally, the display data (dram) is most often upd ated, and in order since the ST7781 can update inter nal dram address automatically as it writes data to the inte rnal dram and minimize data transfer by using the w indow address function, there are fewer loads on the program in t he microprocessor.
ST7781 ver. 1.7 26 8.2 timing chart parallel interface characteristics: 18, 16, 9 or 8-b its bus (8080-series mcu interface) /cs rs /wr data bus write /rd read v ih v il v ih v il v ih v il v ih v il v ih v il v ih v il t ast t aht t wc t wrl t wrh t dst t dht t aht t rc t rdl t ast t rdh t rat t odh data bus fig. 8.2.1 parallel interface timing characteristic s (8080-series mcu interface) vddi=1.65 to 3.3v, vdd=2.5 to 3.3v, agnd=dgnd=0v, ta=2 5 signal symbol parameter min max unit description t ast address setup time 10 - ns rs t aht address hold time (write/read) 5 - ns t wc write cycle 100 - ns t wrh control pulse h duration 50 - ns /wr t wrl control pulse l duration 50 - ns t rc read cycle 300 - ns t rdh control pulse h duration 150 - ns /rd t rdl control pulse l duration 150 - ns t dst data setup time 10 - ns t dht data hold time 15 - ns t rat read access time - 100 ns db[17:0] t odh output disable time 50 - ns t rat , t ratfm : 3k ohm pullup or down and 30pf parallel cap. to gnd. t odh : 3k ohm pullup or down. table 8.2.1: parallel interface characteristics fig. 8.2.2 rising and falling timing for i/o signal
ST7781 ver. 1.7 27 fig. 8.2.3 write-to-read and read-to-write timing note: the rising time and falling time (tr, tf) of input signal and fall time are specified at 15 ns o r less. logic high and low levels are specified as 30% and 70% of vddi for inpu t signals. serial interface characteristics (3-line serial) fig. 8.2.4 3-line serial interface timing vddi=1.65 to 3.3v, vdd=2.5 to 3.3v, agnd=dgnd=0v, ta=2 5 signal symbol parameter min max unit description t css chip select setup time 10 ns /cs t scc chip select hold time 50 ns t scycw serial clock cycle (write) 100 ns t shw scl h pulse width (write) 40 ns t slw scl l pulse width (write) 40 ns t scycr serial clock cycle (read) 200 ns t shr scl h pulse width (read) 100 ns scl t slr scl l pulse width (read) 100 ns t sds data setup time 20 ns sdi t sdh data hold time 20 ns t sod data output setup time - 100 ns sdo t soh data output hold time 5 - ns table 8.2.2.: 3-line serial interface characteristic s note : the rising time and falling time (tr, tf) of input signal and fall time are specified at 15 ns or less. logic high and low levels are specified as 30% and 70% of vddi for inpu t signals.
ST7781 ver. 1.7 28 9. 8080 - series mcu parallel interface 9.1 general description the mcu can use on of following interfaces: 11-line s with 8-bit parallel interface, 12-lines with 9-bi t parallel interface, 19-lines with 16-bit parallel interface or 21-lines with 18-bit parallel interface. the chip-select /c s (active low) enables/disables the parallel interface. reset (active low) is an external reset signal to reset chip. /w r is the parallel data write, /rd is the parallel data read and db[17:0] is parallel data. the lcd driver reads the data at the rising edge of /wr signal.input the rs is the data/command flag. when rs=1, db [17:0] bits are either display data or command para meters. when rs =0, db [17:0] bits are commands. ST7781 supports high-speed system interfaces: i80-sy stem high-speed interfaces to 8-, 9-, 16-, 18-bit p arallel ports. the interface mode is selected by setting the im[3:0] p ins.the interface functions of 8080-series parallel interface are given in following table. im3 im2 im1 im0 interface rs /rd /wr read back selection 0 1 write command (db[17:10]) 1 1 write display data (db[17:10]) 1 1 read display data (db[17:10]) 0 0 1 1 8-bit parallel 1 1 read parameter or status (db[17:10]) 0 1 write command (db[17:10], db[8:1]) 1 1 write display data (db[17:10], db[8:1]) 1 1 read display data (db[17:10], db[8:1]) 0 0 1 0 16-bit parallel 1 1 read parameter or status (db[17:10], db[8:1]) 0 1 write command (db[17:10]) 1 1 write display data (db[17:9]) 1 1 read display data (db[17:9]) 1 0 1 1 9-bit parallel 1 1 read parameter or status (db[17:10]) 0 1 write command (db[17:10], db[8:1]) 1 1 write display data (db[17:0]) 1 1 read display data (db[17:0]) 1 0 1 0 18-bit parallel 1 1 read parameter or status (db[17:10], db[8:1]) table 9.1: 8080 series mcu paraell interface ST7781 has a 16-bit index register (ir), an 18-bit w rite-data register (wdr), and an 18-bit read-data r egister (rdr). the ir is the register to store index information from con trol registers and the internal dram. the wdr is the register to temporarily store data to be written to control reg isters and the internal dram. the rdr is the registe r to temporarily store data read from the dram. data from the mpu to be writ ten to the internal dram are first written to the wd r and then automatically written to the internal dram in intern al operation. data are read via the rdr from the in ternal dram. therefore, invalid data are read out to the data bu s when the ST7781 read the first data from the inter nal dram. valid data are read out after the ST7781 performs the second re ad operation. registers are written consecutively a s the register execution time except starting oscillator takes 0 c lock cycle.
ST7781 ver. 1.7 29 9.2 8080-series mcu write cycle sequence the write cycle means that the host writes informat ion (command or/and data) to the display module via the interface. each write cycle (/wr 1 - 0 - 1 sequence) consists of 3 control signals (rs, /rd, /wr) and data signal s (db17:0]). rs bit is a control signal, which tells if the data is a comm and or a data. the data signals are the command if the control signal is 0 and vice versa it is data 1. fig. 9.2 8080-series /wr protocol note: /wr is an unsynchronized signal (it can be st opped). cmd cmd pa1 cmd pa 1 pa n-2 pa n-1 s p cmd cmd pa1 cmd pa 1 pa n-2 pa n-1 s p cmd cmd pa1 cmd pa 1 pa n-2 pa n-1 s p db[17:0] reset /cs rs /rd /wr host db[17:0] (host to lcd) driver db[17:0] (lcd to host) 1 1 hi-z 1 - byte command 2- byte command n- byte command cmd: write command code pa: parameter or display data signals on db[17:0],rs,nwr,nrd pins during ncs=1 are ignored db[17:0] fig. 9.2.1 8080-series parallel bus protocol, write to register or display ram
ST7781 ver. 1.7 30 9.3 8080-18 bits interface write data format the 8080-18bits interface is selected by setting th e im [3:0] =1010.this mode only 262k colors forma t in display. in this interface write instructions and dram method follow ing figure. mcu ST7781 /cs a0 /wr /rd /rst d[17:0] /cs rs /wr /rd reset db[17:0] 18 fig. 9.1.2 8080-18 bits interface data format (comm and write/dram write)
ST7781 ver. 1.7 31 9.4 8080-16 bits interface write data format the 8080-16bits interface is selected by setting im [3:0] =0010.the mode can display 262k or 65k col ors format. when the 262k color format is display, two transfers mode is used (first transfer: 2 bits, second transfer: 16 bits or first transfer: 16 bits, second transfer: 2 bits) fig. 9.4 8080-16 bits interface data format (comman d write/display ram write)
ST7781 ver. 1.7 32 9.5 8080-9bits interface write data format the 8080-9bits interface is selected by setting the im [3:0] = 1011 and the db [17:9] pins are used t o transfer the data. when writing the 16-bit register, the data is divided in to upper byte and lower byte and the upper byte is transferred first. the display data is also divided in upper byte (9 bits) and low er byte, and the upper byte is transferred first. t he unused db [8:0] pins must be tied to either vddi or dgnd. mcu ST7781 /cs a0 /wr /rd /rst d[8:0] /cs rs /wr /rd reset db[17:9] 9 db[8:0] fig. 9.5 8080-9 bits interface data format (command write/display ram write)
ST7781 ver. 1.7 33 9.6 8080-8bits interface write data format the 8080 8-bit interface is selected by setting the im [3:0] as 0011 and the db [17:10] pins are used to transfer the data. the mode can display 262k or 65k colors format. when wr iting the 16-bit register, the data is divided into upper byte lower byte and the upper byte is transferred first. the display da ta is also divided in upper byte (8 bits) and lower byte, and the upper byte is transferred first. the written data is expanded int o 18 bits internally (see the figure below) and the n written into dram. the unused db [9:0] pins must be tied to either vddi or d gnd. fig. 9.6 8080-8 bits interface data format (command write/display ram write)
ST7781 ver. 1.7 34 9.7 8080-series mcu read cycle sequence the read cycle (/rd 1- 0- 1 sequence) means t hat the host reads information from display via int erface. the driver sends data (db [17:0]) to the host when there is a falling edge of /rd and the host reads data when there is a rising edge of /rd. fig. 9.7 8080-series /rd protocol note: /rd is an unsynchronized signal (it can be st opped). fig. 9.7.1 8080-series parallel bus protocol, read data from register or display ram
ST7781 ver. 1.7 35 9.8 8080-18bits interface read data format fig. 9.8 8080-18 bits interface data format (comma nd read/display ram read)
ST7781 ver. 1.7 36 9.9 8080-16bits interface read data format fig. 9.9 8080-16 bits interface data format (comman d read/display ram read)
ST7781 ver. 1.7 37 9.10 8080-9bits interface read data format fig. 9.10 8080-9 bits interface data format (comman d read/display ram read)
ST7781 ver. 1.7 38 9.11 8080-8bits interface read data format fig.9.11 8080-8 bits interface data format (command read/display ram read)
ST7781 ver. 1.7 39 dram address map table of ss=1, bgr=1 ss = 0 s1 s2 s3 s4 s5 s6 ------ s715 s716 s717 s718 s719 s720 ss = 1 s718 s719 s720 s715 s716 s717 ------- s4 s5 s6 s1 s2 s3 bgr=0 r g b r g b ------- r g b r g b gs = 1 gs = 0 bgr=1 b g r b g r b g r b g r x address 0000h 0001h 00eeh 00efh g320 g1 y address 0000h 0000h ------- 0000h 0000h x address 0000h 0001h 00eeh 00efh g319 g2 y address 0001h 0001h ------- 0001h 0001h | | | | | | | | | | | | | | | | | | | | ------- | | | | | | | | x address 0000h 0001h 00eeh 00efh g2 g319 y address 013eh 013eh ------- 013eh 013eh x address 0000h 0001h 00eeh 00efh g1 g320 y address 013fh 013fh ------- 013fh 013fh fig.9.12 dram address map table note: x address start instruction r50h x address end instruction r51h y address start instruction r52h y address end instruction r53h ss/gs setting instruction r01h bgr setting instruction r03h
ST7781 ver. 1.7 40 10 serial peripheral interfaces (spi) 10.1 general description the serial interface is a 3-lines interface for com munication between the micro controller and the lcd driver chip.that is selected by setting im [3:0] pins as 010x level. the 3-lines serial use: /cs(chip enable), scl (seria l clock) , sdi (serial data input)and sdo(serial data output). serial clock (scl) is used for interface with mcu only, so it can be stopped when no communication is necessary. the db [17:0] pins ar e not used, must be fixed at vddi or dgnd.the select ions of this interface see the table im3 im2 im1 im0 interface rs /rd /wr read back selection 0 1 0 id 3-line serial interface n/a n/a scl db[17:0]: unused serial data input :sdi serial data output:sdo table 10.1 serial interface type selection note: unused pins connected to vddi. the spi interface operation enables from the falling edge of /cs and ends of data transfer on the rising edge of /cs. the chip is selected when 6-bit device id code in the s tart byte that be matched. then ST7781 receive sub-s equent data that starts taking. the least significant bit of device id code is determined by setting the im0 pin.example :im0=0, ST7781 is selected when the device id code=011100 in the st art byte. the seventh bit of start byte is rs bit an d the eighth bit is r/w bit. that two bit control ST7781 some operation that description see table start byte format rs and r/w bit function description bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 rs r/w function device id code rs r/w 0 0 set an index register 0 1 1 1 0 id/im0 0/1 0/1 0 1 read staus 1 0 write a register or display ram 1 1 read a register table 10.1.1start byte format and bit [7:8] functio n description 10.2 command write mode the write mode of the interface means the micro con troller writes commands to the lcd driver. start byt e data packet contains a control bit rs to indicates transmission data format. if rs is low, the transmission byte is interpreted as a command byte. if rs is high, the transmission byte is stored in the display data ram (memory write com mand), or command register as parameter. any instruction can be sent in any order to the driv er. the msb is transmitted first. the serial interfac e is initialized when /cs is high. in this state, scl clock pulse or sdi data have no effect. a falling edge on /cs enables t he serial interface and indicates the start of data transmission. when /cs is 1, scl clock is ignored. during the high ti me of /cs the serial interface is initialized. at the falling edge of /c s, scl can be high or low. sdi is sampled at the risi ng edge of /cs. rs (start byte bit 7) indicates, whether the input data is co mmand code (rs=0) or parameter/ram data (rs=1). fig. 10.2 3-line serial interface write protocol
ST7781 ver. 1.7 41 10.3 read functions the read mode of the interface means that the micro controller reads register value from the driver. t o do that the micro controller first has to send a command and then the following start byte that setting read register op eration (rs=1, r/w=1).in reading from command register status, a fter receiving the start byte, ST7781 starts to tran sfer the data in unit of byte and the data transfer starts from the msb bit . all registers of ST7781 are 16-bit format and the f irst byte as upper eight of data. . fig. 10.3.1 3-line serial protocol for read command r egister
ST7781 ver. 1.7 42 11. register descriptions ST7781 adopts 18-bit bus interface architecture for high-performance microprocessor. all the functional blocks of ST7781 starts to work after receiving the correct instruct ion from the external microprocessor by the 18-, 16 -, 9-, 8-bit interface. the index register (ir) stores the register address to which the instructions and display data will be wri tten. the register selection signal (rs), the read/write signals (/rd// wr) and data bus db[17:0] are used to read/write the instructions and data of ST7781. the registers of the ST7781 are categ orized into the following groups. 1. specify the index of register (ir) 2. read a status 3. display control 4. power management control 5. graphics data processing 6. set internal dram address (ac) 7. transfer data to/from the internal dram (r22) 8. internal grayscale -correction (r30 ~ r3d) normally, the display data (dram) is most often upd ated, and in order since the ST7781 can update inter nal dram address automatically as it writes data to the inte rnal dram and minimize data transfer by using the wi ndow address function, there are fewer loads on the program in t he microprocessor. the way of assigning data to the 16 register bits ( db [15:0]) varies for each interface. send registers in accordance with the following data transfer form at.
ST7781 ver. 1.7 43 11.1 instruction description no registers w/r rs d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 ir index register w 0 - - - - - - - - id7 id6 id5 id4 id3 id2 id1 id0 00h driver id code read r 1 0 1 1 1 0 1 1 1 1 0 0 0 0 0 1 1 01h driver output control w 1 0 0 0 0 0 sm 0 ss 0 0 0 0 0 0 0 0 02h lcd driving wave control w 1 0 0 0 0 0 1 bc0 eor 0 0 0 0 0 0 0 0 03h entry mode w 1 tri dfm 0 bgr 0 0 hwm 0 0 0 i/d1 i/d0 am 0 0 0 04h resize control w 1 0 0 0 0 0 0 rcv1 rcv0 0 0 rch1 rch0 0 0 rsz1 rsz0 07h display control 1 w 1 0 0 ptde1 ptde0 0 0 basee 0 0 gon dte cl 0 d1 d0 08h display control 2 w 1 0 fp6 fp5 fp4 fp3 fp2 fp1 fp0 0 bp6 bp5 bp4 bp3 bp2 bp1 bp0 09h display control 3 w 1 0 0 0 0 0 pts2 pts1 pts0 0 0 ptg1 ptg0 isc3 isc2 is c1 isc0 0ah display control 4 w 1 0 0 0 0 0 0 0 0 0 0 0 0 fmarkoe fmi2 fmi1 fmi0 0dh frame marker position w 1 0 0 0 0 0 0 0 fmp8 fmp7 fmp6 fmp5 fmp4 fmp3 fmp2 fm p1 fmp0 10h power control 1 w 1 0 0 0 sap 0 bt2 bt1 bt0 ape ap2 ap1 ap0 0 0 stb 0 11h power control 2 w 1 0 0 0 0 0 dc12 dc11 dc10 0 dc02 dc01 dc00 0 vc2 vc1 vc0 12h power control 3 w 1 0 0 0 0 0 0 0 0 vcire 0 0 0 vrh3 vrh2 vrh1 vrh0 13h power control 4 w 1 0 0 0 vdv4 vdv3 vdv2 vdv1 vdv0 0 0 0 0 0 0 0 0 20h dram horizontal address set w 1 0 0 0 0 0 0 0 0 ad7 ad6 ad5 ad4 ad3 ad2 ad1 ad0 21h dram vertical address set w 1 0 0 0 0 0 0 0 ad16 ad15 ad14 ad13 ad12 ad11 ad10 ad 9 ad8 22h write data to dram w 1 22h read data from dram r 1 dram write data (wd17-0) / read data (rd17-0) 29h vcomh control w 1 0 0 0 0 0 0 0 0 0 0 vcm5 vcm4 vcm3 vcm2 vcm1 vcm0 2bh frame rate and color control w 1 0 0 0 0 0 0 0 0 0 0 0 0 frs3 frs2 frs1 frs0 30h gamma control 1 w 1 0 0 0 0 0 kp1[2] kp1[1] kp1[0] 0 0 0 0 0 kp0[2] kp0[1] kp0[0] 31h gamma control 2 w 1 0 0 0 0 0 kp3[2] kp3[1] kp3[0] 0 0 0 0 0 kp2[2] kp2[1] kp2[0] 32h gamma control 3 w 1 0 0 0 0 0 kp5[2] kp5[1] kp5[0] 0 0 0 0 0 kp4[2] kp4[1] kp4[0] 35h gamma control 4 w 1 0 0 0 0 0 rp1[2] rp1[1] rp1[0] 0 0 0 0 0 rp0[2] rp0[1] rp0[0] 36h gamma control 5 w 1 0 0 0 vrp1[4] vrp1[3] vrp1[2] vrp1[1] vrp1[0] 0 0 0 0 vrp0[3] vrp0[2] vrp0[1] vrp0[0] 37h gamma control 6 w 1 0 0 0 0 0 kn1[2] kn1[1] kn1[0] 0 0 0 0 0 kn0[2] kn0[1] kn0[0] 38h gamma control 7 w 1 0 0 0 0 0 kn3[2] kn3[1] kn3[0] 0 0 0 0 0 kn2[2] kn2[1] kn2[0] 39h gamma control 8 w 1 0 0 0 0 0 kn5[2] kn5[1] kn5[0] 0 0 0 0 0 kn4[2] kn4[1] kn4[0] 3ch gamma control 9 w 1 0 0 0 0 0 rn1[2] rn1[1] rn1[0] 0 0 0 0 0 rn0[2] rn0[1] rn0[0] 3dh gamma control 10 w 1 0 0 0 vrn1[4] vrn1[3] vrn1[2] vrn1[1] vrn1[0] 0 0 0 0 vrn0[3] vrn0[2] vrn0[1] vrn0[0] 50h horizontal address start position w 1 0 0 0 0 0 0 0 0 hsa7 hsa6 hsa5 hsa4 hsa3 hsa2 hsa1 hsa0 51h horizontal address end position w 1 0 0 0 0 0 0 0 0 hea7 hea6 hea5 hea4 hea3 hea2 hea1 hea0 52h vertical address start position w 1 0 0 0 0 0 0 0 vsa8 vsa7 vsa6 vsa5 vsa4 vsa3 vsa2 vs a1 vsa0 53h vertical address end position w 1 0 0 0 0 0 0 0 vea8 vea7 vea6 vea5 vea4 vea3 vea2 ve a1 vea0 60h gate scan control 1 w 1 gs 0 nl5 nl4 nl3 nl2 nl1 nl0 0 0 scn5 scn4 scn3 scn 2 scn1 scn0 61h gate scan control 2 w 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ndl vle rev 80h partial image 1 display position w 1 0 0 0 0 0 0 0 ptdp08 ptdp07 ptdp06 ptdp05 ptdp04 ptdp03 ptdp02 ptdp01 ptdp0 0 81h partial image 1 start address w 1 0 0 0 0 0 0 0 ptsa08 ptsa07 ptsa06 ptsa05 ptsa04 ptsa03 ptsa02 ptsa01 ptsa0 0 82h partial image 1 end address w 1 0 0 0 0 0 0 0 ptea08 ptea07 ptea06 ptea05 ptea04 ptea03 ptea02 ptea01 ptea0 0 83h partial image 2 display position w 1 0 0 0 0 0 0 0 ptdp18 ptdp17 ptdp16 ptdp15 ptdp14 ptdp13 ptdp12 ptdp11 ptdp1 0 84h partial image 2 start address w 1 0 0 0 0 0 0 0 ptsa18 ptsa17 ptsa16 ptsa15 ptsa14 ptsa13 ptsa12 ptsa11 ptsa1 0 85h partial image 2 end address w 1 0 0 0 0 0 0 0 ptea18 ptea17 ptea16 ptea15 ptea14 ptea13 ptea12 ptea11 ptea1 0 90h panel interface control 1 w 1 0 0 0 0 0 0 divi1 divi0 0 rtni6 rtni5 rtni4 rtni3 rtni2 rtni1 rtni0 92h panel interface control 2 w 1 0 0 0 0 0 nowi2 nowi1 nowi0 0 0 0 0 0 0 0 0 d2h eeprom id code w 1 0 0 0 0 0 0 0 0 0 id6 id5 id4 id3 id2 id1 id0 d9h eeprom control status w 1 0 0 0 0 0 0 0 0 0 id_en vcm_en 0 0 0 0 0 0 0 0 0 0 0 0 0 ee_ib7 ee_ib6 ee_ib5 ee_ib4 ee_ib3 ee_ib2 ee_ib1 ee_ib0 0 0 0 0 0 0 0 0 ee_cmd7 ee_cmd6 ee_cmd5 ee_cmd4 ee_cmd3 ee_cmd2 ee_cmd1 ee_cmd 0 dfh eeprom wite command w 1 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 fah eeprom enable w 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 mtpprog 0 feh eeprom vcom offset w 1 0 0 0 0 0 0 0 0 0 0 0 vcmf4 vcmf3 vcmf2 vcmf1 vcmf0 ffh fah/feh enable w 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fxen
ST7781 ver. 1.7 44 11.1.1 index (ir) index(ir) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 0 1 - - - - - - - - id7 id6 id5 id4 id3 id2 id1 id0 note: -dont care description the index register specifies the index r00h to rffh of the control register or ram control to be access ed. the access to the register and instruction bits in it i s prohibited unless the index is specified in the i ndex register. 11.1.2 device id code read (r00h) device id code read out (r00h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 1 1 1 0 1 1 1 1 0 0 0 0 0 1 1 description when read this register, the device out put device id code 11.1.3 device output control (r01h) device output control (r01h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 sm 0 ss 0 0 0 0 0 0 0 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ss : select the shift direction of outputs from the sou rce driver. when ss = 0, the shift direction of outputs is from s 1 to s720 when ss = 1, the shift direction of outputs is from s 720 to s1. in addition to the shift direction, the settings fo r both ss and bgr bits are required to change the assig nment of r, g, b dots to the source driver pins. to assign r, g, b dots to the source driver pins fro m s1 to s720, set ss = 0. to assign r, g, b dots to the source driver pins fro m s720 to s1, set ss = 1. note: when changing ss or bgr bits, dram data must be rewritten. sm : sets the gate driver pin arrangement in combinatio n with the gs bit (r60h) to select the optimal scan mode for the module. sm gs scan direction gate output sequence 0 0 g1,g2,g3,g4..,g316 g317,g318,g319, g320
ST7781 ver. 1.7 45 0 1 g320,g319,...g316 g7,g6,g5,g4,g3,g2,g1 1 0 g1,g3,g5.g311 g313,g315,g317,g319 g2,g4,g6.g312 g314,g316,g318,g320 1 1 g320,g318,...g14 g12,g10,g8,g6,g4,g2 g319,g317..g13 g11,g9,g7,g5,g3,g1 11.1.4 lcd driving wave control (r02h) lcd driving wave control (r02h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 1 b/c eor 0 0 0 0 0 0 0 0 default value 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 description b/c : vcom driving wave control. when b/c = 0, the frame/field inversion is selected when b/c = 1 and eor=1, the line inversion is selecte .
ST7781 ver. 1.7 46 11.1.5 entry mode (r03h) entry mode (r03h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 tri dfm 0 bgr 0 0 hwm 0 0 0 i/d1 i/d0 am 0 0 0 default value 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 description am : sets the dram updata direction when am = 0, set the horizontal writing direction. when am = 1, set the vertical writing direction. when a window area is set by registers r50h ~r53h, only the addressed dram area is updated based on i/d [1:0] and am bits setting. i/d [1:0] : control the address counter (ac) to automatically in crease or decrease by 1 when update one pixel displ ay data. am id[1:0] write dram direction am id[1:0] write dram direction 0 00 1 00 0 01 1 01 0 10 1 10 0 11 1 11
ST7781 ver. 1.7 47 hwm : the ST7781 writes data in high speed with low powe r consumption by setting hwm = 1. the data to be wr itten within the window address area is buffered in order to write the data in units of horizontal lines. th is can minimize the number of ram access and the power cons umption required in data write operation. when hwm = 1, make sure to set am = 0 (horizontal di rection) and write the data in each horizontal line of the window address area at a time. if the data is not e nough to rewrite the horizontal line of the window address area, the dram data in that line is not overwritten. notes1: the ST7781 requires no dummy write operation in high-speed write operation. note 2. when terminating dram data write operation in the middle of the line and executing another ins truction, the data in the buffer is cleared. bgr : reverses the order from rgb to bgr in writing 18-bi t pixel data in the dram. bgr = 0: write data in the order of rgb to the dram. bgr=0 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r5 r4 r3 r2 r1 r0 g5 g4 g3 g2 g1 g0 b5 b4 b3 b2 b1 b0 bgr = 1: reverse the order from rgb to bgr in writing data to the dram. bgr=1 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 b5 b4 b3 b2 b1 b0 g5 g4 g3 g2 g1 g0 r5 r4 r3 r2 r1 r0 tri : when tri = 1, data are transferred to the inter nal dram in 8-bit x 3 transfers mode via the 8-bit interface.it is also possible to send data via the 16-bit interface in the transfer mode that realizes display in 262k colors in combination with dfm bits. when not using these int erface modes, be sure to set tri = 0. dfm : set the mode of transferring data to the internal ram when tri = 1. tri dfm 8080-16bits interface color format 0 * 1 0 1 1
ST7781 ver. 1.7 48 tri dfm 8080-8bits interface color format 0 * 1 0 1 1 11.1.6 resizing control (r04h) resizing control (r04h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 rcv 1 rcv 0 0 0 rch1 rch 0 0 0 rsz 1 rsz 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description rsz [1:0] : sets the resizing factor. when the rsz [1:0] are se t for resizing, the ST7781 writes the data according to the resizing factor so that the original image is d isplayed in horizontal and vertical dimensions cont racted according to the factor. rsz1 rsz0 resizing scale 0 0 no resizing ( x1 ) 0 1 x 1/2 1 0 setting inhibited 1 1 x1/4
ST7781 ver. 1.7 49 rch [1:0] : sets the number of pixels made as the remainder in horizontal direction when resizing a picture. by specifying the number of remainder pixels with rch [1:0] the data can be transferred without taking th e reminder pixels into consideration. make sure that rch [1:0] = 00 when not using the resizing functi on (rch [1:0]=00) or there are no remainder pixels. rch1 rch0 number of remainder pixels in horizontal direction 0 0 0 pixel 0 1 1 pixel 1 0 2 pixel 1 1 3 pixel rcv [1:0] : sets the number of pixels made as the remainder in vertical direction when resizing a picture.by specifying the number of remainder pixels with the rcv bits, the data can be transferred without taking the reminder pixels into consideration. make sure t hat rcv [1:0] =00 when not using the resizing function rcv [1:0] =00 or there are no remainder p ixels. rcv1 rcv0 number of remainder pixels in vertical direction 0 0 0 pixel 0 1 1 pixel 1 0 2 pixel 1 1 3 pixel 11.1.7 display control 1 (r07h) display control 1 (r07h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 ptd e1 ptd e0 0 0 0 bas ee 0 0 gon dte cl 0 d1 d0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description d [1:0] : a graphics display is turned on the screen when w riting d1 = 1, and is turned off when writing d1 = 0. when writing d1 = 0, the graphics display data is retained in the internal dram and the ST7781 display s the data when writing d1 = 1. when d1 = 0, i.e. while no display is shown on the panel, all source outputs becomes the gnd level to reduce charging/dischargin g current, which is generated within the lcd while driving liquid crystal with ac voltage. when the display is turned off by setting d [1:0] = 00, the ST7781s internal display operation is halte d completely. in combination with the gon setting, the d [1:0] setti ng controls display on/off. d1 d0 basee source,vcom output internal operation 0 0 0 gnd halt 0 1 1 gnd operate 1 0 0 non-lit display operate 1 1 0 non-lit display operate 1 1 1 base image display operate note1: data write operation from the microcontrolle r is performed irrespective of the setting of d [1: 0] bits. note2: the d [1:0] setting is valid on both 1st and 2nd displays.
ST7781 ver. 1.7 50 note3: the non-lit display level from the source ou tput pins is determined by instruction (pts). cl : when cl = 1, the ST7781 halt grayscale amplifier s to display 8-color with low power consumption. wh en setting 8-color display mode, follow the sequence o f 8-color display mode setting. cl display color 0 262,144 1 8 note: when cl = 1, do not write the data correspond ing to the grayscales, for which the operation of amplifier is halted. gon, dte : the combination of gon and dte settings set the ou tput level form gate lines (g1 ~ g320). gon dte gate output 0 0 vgh 0 1 vgh 1 0 vgl 1 1 normal display basee : base image display enable bit. basee = 0: no base image is displayed. the ST7781 drives liquid crystal with non-lit display level or drives only partial image display areas. basee = 1: a base image is displayed on the screen. ptde [1:0] : partial image 2 and partial image 1 enable bits ptde1/0 = 0: turns off partial image. only base image is displayed. ptde1/0 = 1: turns on partial image.
ST7781 ver. 1.7 51 11.1.8 display control 2 (r08h) display control 2 (r08h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 fp6 fp5 fp4 fp3 fp2 fp1 fp0 0 bp6 bp5 bp4 bp3 bp2 bp1 bp0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description fp [6:0] : sets the number of lines for a front porch period (a blank period following the end of display). bp [6:0 ]: sets the number of lines for a back porch period (a blank period made before the beginning of display). note:in 8080 interface operation mode, bp>=2 lines, fp>=2 lines in external display interface operation, a back por ch (bp) period starts on the falling edge of the fmark signal and the display operation starts after the back porch period. a blank period will start aft er a front porch (fp) period and it will continue until next fmark input is detected. display area back porch front porch fmark note:the output timing to the lcd is delayed by 2 lines period from the input fmark signal. fp[6:0] bp[6:0] porch lines 7h00 setting prohibited 7h01 setting prohibited 7h02 2 lines 7h03 3 lines 7h04 4 lines 7h05 5 lines 7h06 6 lines 7h07 7 lines 7h08 8 lines 7h09 9 lines 7h0a 10 lines 7h0b 11 lines : : 7h7d 125 lines 7h7e 126 lines 7h7f 127 lines
ST7781 ver. 1.7 52 11.1.9 display control 3 (r09h) display control 3 (r09h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 pts 2 pts 1 pts 0 0 0 ptg 1 ptg 0 ics 3 ics 2 ics 1 ics 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ics [3:0 ]: set the scan cycle when ptg [1:0] selects interval scan in non-display area drive period. the scan cy cle is defined by n frame periods, where n is an odd numbe r from 0 to 29. the polarity of liquid crystal driv e voltage from the gate driver is inverted in the sam e timing as the interval scan cycle. ics[3:0] scan cycle 60hz f flm = 0000 0 frame - 0001 1 frame 17ms 0010 3 frame 50ms 0011 5 frame 84ms 0100 7 frame 117ms 0101 9 frame 150ms 0110 11 frame 184ms 0111 13 frame 217ms 1000 15 frame 251ms 1001 17 frame 284ms 1010 19 frame 317ms 1011 21 frame 351ms 1100 23 frame 384ms 1101 25 frame 418ms 1110 27 frame 451ms 1111 29 frame 484ms ptg [1:0] : sets the scan mode in non-display area. the scan m ode selected by ptg [1:0] bits is applied in the non-display area when the base image is turned off and the non-display area other than the first and second partial display areas. ptg[1:0] gate output in non-display area source output in non-display area vcom output 00 normal scan set with the pts[2:0] vcomh/vcoml 01 setting prohibited - - 10 interval scan set with the pts[2:0] vcomh/vcoml 11 setting prohibited 0 - pts [2:0] : sets the source output level in non-display area d rive period. when pts[2] = 1, the operation of amplif iers which generates the grayscales other than v0 and v63 are halted and the step-up clock frequency becomes half the normal frequency in non-display dr ive period in order to reduce power consumption. source output level pts[2:0] positive polarity negative polarity grayscale amplifier in operation step-up clock frequency 000 v63 v0 v63 to v0 register setting (dc1,dc0) 001 setting inhibited setting inhibited - - 010 gnd gnd v63 to v0 register setting(dc1,dc0) 011 hi-z hi-z v63 to v0 register setting(dc1,dc0) 100 v63 v0 v63 and v0 frequency setting by(dc1,dc0) 101 setting inhibited setting inhibited - - 110 gnd gnd v63 and v0 frequency setting by(dc1,dc0) 111 hi-z hi-z v63 and v0 frequency setting by (dc1,dc0) note1: the power efficiency improved by halting gra yscale amplifiers and slowing down the step-up cloc k frequency can be obtained in non-display drive period.
ST7781 ver. 1.7 53 note2: the gate output level in non-display drive p eriod is controlled by the ptg setting (off-scan mod e). 11.1.10 display control 4 (r0ah) display control 4 (r0ah) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 fmarkoe fmi2 fmi1 fmi0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description fmarkoe : when fmarkoe = 1, the ST7781 starts outputting fmark s ignal from the fmark pin in the output interval set by fmi[2:0] bits fmi [2:0] : sets the output interval of fmark signal according t o the display data rewrite cycle and data transfer rate. fmi[2:0] output interval 000 1 frame 001 2 frame 011 4 frame 101 6 frame others setting prohibited 11.1.11 frame marker position (r0dh) frame marker position (r0dh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 fmp8 fmp7 fmp6 fmp5 fmp4 fmp3 fmp2 fmp1 fmp0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description fmp [8:0 ]: sets the output position of frame cycle signal ( frame marker). when fmp[8:0] = 9h000, a high-active pulse fmark is output at the start of back porch peri od for 1h period. fmark can be used as the trigger signal for frame synchronous write operatio n. fmp[8:0] fmark output position 9h000 0th line 9h001 1st line 9h002 2nd line 9h003 3rd line . . . . . . 9h174 372th line 9h175 373th line 9h176 374th line 9h177 375th line
ST7781 ver. 1.7 54 11.1.12 power control 1 (r10h) power control 1 (r10h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 sap 0 bt2 bt1 bt0 ape ap2 ap1 ap0 0 0 stb 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description sap : source driver output control sap=0, source driver is disabled. sap=1, source driver is enabled. when starting the charge-pump of lcd in the power on stage, make sure that sap=0, and set the sap=1, after starting up the lcd power supply circuit. bt [2:0] : sets the factor used in the step-up circuits. select the optimal step-up factor for the operating voltage. to reduce power consumption, set a smaller factor. bt[2:0] avdd vcl vgh vgl 0 vci1x2 -vci1 -vci1x5 1 -vci1x4 2 vci1x2 -vci1 vci1x6 -vci1x3 3 -vci1x5 4 -vci1x4 5 vci1x2 -vci1 vci1x5 -vci1x3 6 -vci1x4 7 vci1x2 -vci1 vci1x4 -vci1x3 note1: connect capacitors to the capacitor connecti on pins when generating avdd, vgh, vgl and vcl levels. note2: make sure avdd = 6.0v (max.), vgh = 15.0v (max.), vgl = C 12.5v (max) and vcl= -3.0v (max.) ape : power supply enable bit. set ape = 1 to start genera tion of power supply according to the power supply startup sequence. ap [2:0] : adjusts the constant current in the operational am plifier circuit in the lcd power supply circuit. th e larger constant current enhances the drivability of the lc d, but it also increases the current consumption. ad just the constant current taking the trade-off into acco unt between the display quality and the current consumption. in no-display period, set ap[2:0]= 000 to halt the operational amplifier circuits and the step-up circuits to reduce current consumption. ap[2:0] gamma driver amplifier source driver amplifier 000 halt halt 001 1.5 1.5 010 1.25 1.25 011 1.00 1.00 100 0.75 0.75 101 0.5 0.5 110 0.25 0.25 111 setting prohibited setting prohibited stb : when stb = 1, ST7781 enters the standby mode and t he display operation stops except the dram power supply to reduce the power consumption. no change t o the dram data and instruction setting is accepted and he dram data and the instruction setting are maintai ned in stb mode.
ST7781 ver. 1.7 55 11.1.13 power control 2 (r11h) power control 2 (r11h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 dc1 2 dc1 1 dc1 0 0 dc0 2 dc0 1 dc0 0 0 vc 2 vc1 vc0 default value 0 0 0 0 0 1 1 1 0 1 1 1 0 0 0 0 description dc0 [2:0] : selects the operating frequency of the step-up cir cuit 1. the higher step-up operating frequency enha nces the drivability of the step-up circuit and the qual ity of display but increases the current consumptio n. adjust the frequency taking the trade-off between th e display quality and the current consumption into account. dc1 [2:0] : selects the operating frequency of the step-up cir cuit 2. the higher step-up operating frequency enha nces the drivability of the step-up circuit and the qual ity of display but increases the current consumptio n. adjust the frequency taking the trade-off between th e display quality and the current consumption into account. dc0[2:0] step-up circuit 1 step-up frequency ( dcdc1 f ) dc1[2:0] step-up circuit 2 step-up frequency ( dcdc2 f ) 000 fosc/4 000 fosc/8 001 fosc/8 001 fosc/16 010 fosc/16 010 fosc/32 011 fosc/32 011 fosc/64 100 fosc/64 100 fosc/128 101 fosc/128 101 fosc/256 110 fosc/256 110 fosc/512 111 halt step-up circuit 1 111 halt step-up circuit 2 note: be sure dcdc2 dcd1 f f 3 when setting dc0[2:0] and dc1[2:0] vc [2:0] sets the ratio factor of vdd to generate the referen ce voltages vci1. vc[2:0] vci1 voltage 000 0.95 x vdd 001 0.90 x vdd 010 0.85 x vdd 011 0.80 x vdd 100 0.75 x vdd 101 0.70 x vdd 110 disable 111 1.0 x vdd
ST7781 ver. 1.7 56 11.1.14 power control 3 (r12h) power control 3 (r12h) rs /wr /rd d1 5 d1 4 d1 3 d1 2 d1 1 d1 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 vcir e 0 0 0 vrh 3 vrh 2 vrh 1 vrh 0 default value 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 description vcire : select the external reference voltage vdd or intern al reference voltage vcir. when vcire=0 using external reference voltag e when vcire=1 using internal reference voltag e 2.5v vrh [3:0]: set the amplifying rate (1.6 ~ 2.4) of vdd applied to output the gvdd level, which is a reference level f or the vcom level and the grayscale voltage level. vcire=0 vcire=1 vrh[3:0] gvdd vrh[3:0] gvdd 0000 halt 0000 halt 0001 vddx 2.00 0001 2.5v x 2 0010 vddx 2.05 0010 2.5v x 2.05 0011 vddx 2.10 0011 2.5v x 2.1 0100 vddx 2.20 0100 2.5v x 2.2 0101 vddx 2.30 0101 2.5v x 2.3 0110 vddx 2.40 0110 2.5v x 2.4 0111 vddx 2.40 0111 2.5v x 2.4 1000 vddx 1.60 1000 2.5v x 1.6 1001 vddx 1.65 1001 2.5v x1.65 1010 vddx 1.70 1010 2.5v x 1.7 1011 vddx 1.75 1011 2.5v x 1.75 1100 vddx 1.80 1100 2.5v x 1.8 1101 vddx 1.85 1101 2.5v x 1.85 1110 vddx 1.90 1110 2.5v x 1.9 1111 vddx 1.95 1111 2.5v x 1.95 note1: when vdd<2.5v, internal reference voltage will be same as vci. note2: make sure vdd >= 2.6v, when using vcire =1. note3: make sure that vc and vrh setting restr iction: gvdd <=(avdd-0.5)v
ST7781 ver. 1.7 57 11.1.15 power control 4 (r13h) power control 4 (r13h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 vdv4 vdv3 vdv2 vdv1 vdv0 0 0 0 0 0 0 0 0 default value 0 0 0 0 0 1 1 1 0 1 1 1 0 0 0 0 description vdv [4:0] : selects the factor of gvdd to set the amplitude of vcom alternating voltage from 0.70 to 1.24. vdv[4:0] vcom amplitude vdv[4:0] vcom amplitude 00000 gvdd x 0.70 10000 gvdd x 1.02 00001 gvdd x 0.72 10001 gvdd x 1.04 00010 gvdd x 0.74 10010 gvdd x 1.06 00011 gvdd x 0.76 10011 gvdd x 1.08 00100 gvdd x 0.78 10100 gvdd x 1.10 00101 gvdd x 0.80 10101 gvdd x 1.12 00110 gvdd x 0.82 10110 gvdd x 1.14 00111 gvdd x 0.84 10111 gvdd x 1.16 01000 gvdd x 0.86 11000 gvdd x 1.18 01001 gvdd x 0.88 11001 gvdd x 1.20 01010 gvdd x 0.90 11010 gvdd x 1.22 01011 gvdd x 0.92 11011 gvdd x 1.24 01100 gvdd x 0.94 11100 gvdd x 1.24 01101 gvdd x 0.96 11101 gvdd x 1.24 01110 gvdd x 0.98 11110 gvdd x 1.24 01111 gvdd x 1.00 11111 gvdd x 1.24 note :set vdv[4:0] to let vcom amplitude less than 6v 11.1.16 dram horizontal/vertical address set (r20h, r21h) dram horizontal/vertical address set (r20h,r21h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 ad7 ad6 ad5 ad4 ad3 ad2 ad1 ad0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 ad16 ad15 ad14 ad13 ad12 ad11 ad10 ad9 ad8 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ad [16:0] : a dram address set initially in the ac (address coun ter). the address in the ac is automatically updated according to the combination of am, i/d[1:0] settings as the ST7781 writes data to the internal dram so that data can be written consecutively with out resetting the address in the ac. ad[16:0] dram data map 17h00000~17h000ef 1st line dram data 17h00100~17h001ef 2 nd line dram data 17h00200~17h002ef 3 rd line dram data 17h00300~17h003ef 4 th line dram data . . . . . . 17h13d00~17h13def 318 th line dram data 17h13e00~17h13eef 319 th line dram data 17h13f00~17h13ffe 320 h line dram data
ST7781 ver. 1.7 58 11.1.17 write data to dram (r22h) write data to dram (r22h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 wd [17:0] - dram write data description wd [17:0] : the ST7781 develops data into 18 bits internally in write operation. the format to develop data into 18 bits is different in different interface operation. the dram data represents the grayscale level. the dram data represents the grayscale level. st7783 aut omatically updates the address to the begin point according to am and i/d[1:0] settings as its wrote this register. the dfm bit sets the format to devel op 16-bit data into the 18-bit data in 16-bit or 8-bit interface operation. 11.1.18 read data from dram (r22h) read data from dram (r22h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 rd [17:0] - dram read data description rd [17:0] : 18-bit data read from the dram. ram read data rd [ 17:0] is transferred via different data bus in diff erent interface operation. when the ST7781 reads data from the dram to the microcomputer, the first word read immediately after ram address set is executed i s taken in the internal read-data latch and invalid data is sent to the data bus. valid data is sent to the data bus when the ST7781 reads out the second an d subsequent words. when either 8-bit or 16-bit inter face is selected, the lsbs of r and b dot data are not read out.
ST7781 ver. 1.7 59 the ST7781 also support function that automatically updates the address according to am and i/d[1:0] set tings as it read data continuously address in the dram 11.1.19 vcomh control (r29h) vcomh control (r29h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 vcm5 vcm4 vcm3 vcm2 vcm1 vcm0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description vcm [5:0] : sets a factor of gvdd from 0.685 to 1.00 to generat e the vcomh voltage (higher level of vcom alternating voltage). vcomh voltage can be set eithe r by internal electronic volume or external resisto r. set the vcmr bit to select either external resistor o r internal electronic volume for vcomh adjustment. vcm[5:0] vcomh vcm[5:0] vcomh 000000 gvdd x 0.685 100000 gvdd x 0.845 000001 gvdd x 0.690 100001 gvdd x 0.850 000010 gvdd x 0.695 100010 gvdd x0.855 000011 gvdd x 0.700 100011 gvdd x 0.860 000100 gvdd x 0.705 100100 gvdd x 0.865 000101 gvdd x 0.710 100101 gvdd x0.870 000110 gvdd x 0.715 100110 gvdd x0.875 000111 gvdd x 0.720 100111 gvdd x 0.880 001000 gvdd x 0.725 101000 gvdd x 0.885 001001 gvdd x 0.730 101001 gvdd x0.890 001010 gvdd x 0.735 101010 gvdd x 0.895 001011 gvdd x 0.740 101011 gvdd x 0.900 001100 gvdd x 0.745 101100 gvdd x0.905 001101 gvdd x 0.750 101101 gvdd x 0.910 001110 gvdd x 0.755 101110 gvdd x 0.915 001111 gvdd x 0.760 101111 gvdd x0.920 010000 gvdd x 0.765 110000 gvdd x 0.925 010001 gvdd x 0.770 110001 gvdd x 0.930 010010 gvdd x 0.775 110010 gvdd x 0.935 010011 gvdd x 0.780 110011 gvdd x 0.940 010100 gvdd x 0.785 110100 gvdd x 0.945 010101 gvdd x0.790 110101 gvdd x 0.950
ST7781 ver. 1.7 60 010110 gvdd x 0.795 110110 gvdd x 0.955 010111 gvdd x 0.800 110111 gvdd x 0.960 011000 gvdd x0.805 111000 gvdd x 0.965 011001 gvdd x0.810 111001 gvdd x 0.970 011010 gvdd x 0.815 111010 gvdd x 0.975 011011 gvdd x 0.820 111011 gvdd x 0.980 011100 gvdd x0.825 111100 gvdd x 0.985 011101 gvdd x 0.830 111101 gvdd x 0.990 011110 gvdd x 0.835 111110 gvdd x 0.995 011111 gvdd x0.840 111111 gvdd x 1.000 11.1.20 frame rate and color control (r2bh) frame rate and color control (r2bh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 frs3 frs2 frs1 frs0 default value 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 description frs[3:0] :set the frame rate when the internal resistor is u sed for oscillator circuit. frs[3:0] frame rate 0000 27.5 0001 29.3 0010 33 0011 36.7 0100 40.3 0101 44 0110 47.7 0111 51.3 1000 55 1001 64.2 1010 73.3 1011 82.5 1100 91.7 1101 100.8 1110 110 1111 114.1
ST7781 ver. 1.7 61 11.1.21 gamma control (r30h~r3dh) gamma control (r30h~r3dh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r30h 1 1 0 0 0 0 0 kp1[2] kp1[1] kp1[0] 0 0 0 0 0 kp0[2] kp0[1] kp0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r31h 1 1 0 0 0 0 0 kp3[2] kp3[1] kp3[0] 0 0 0 0 0 kp2[2] kp2[1] kp2[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r32h 1 1 0 0 0 0 0 kp5[2] kp5[1] kp5[0] 0 0 0 0 0 kp4[2] kp4[1] kp4[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r35h 1 1 0 0 0 0 0 rp1[2] rp1[1] rp1[0] 0 0 0 0 0 rp0[2] rp0[1] rp0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r36h 1 1 0 0 0 vrp1[4] vrp1[3] vrp1[2] vrp1[1] vrp1[0] 0 0 0 0 vrp0[3] vrp0[2] vrp0[1] vrp0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r37h 1 1 0 0 0 0 0 kn1[2] kn1[1] kn1[0] 0 0 0 0 0 kn0[2] kn0[1] kn0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r38h 1 1 0 0 0 0 0 kn3[2] kn3[1] kn3[0] 0 0 0 0 0 kn2[2] kn2[1] kn2[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r39h 1 1 0 0 0 0 0 kn5[2] kn5[1] kn5[0] 0 0 0 0 0 kn4[2] kn4[1] kn4[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r3ch 1 1 0 0 0 0 0 rn1[2] rn1[1] rn1[0] 0 0 0 0 0 rn0[2] rn0[1] rn0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r3dh 1 1 0 0 0 vrn1[4] vrn1[3] vrn1[2] vrn1[1] vrn1[0] 0 0 0 0 vrn0[3] vrn0[2] vrn0[1] vrn0[0] default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description kp5-0[2:0]: fine adjustment register for positive polarity. rp1-0[2:0]: gradient adjustment register for positive polarity. vrp1 [4:0]: amplitude adjustment register for positive polarity. vrp0 [3:0]: amplitude adjustment register for positive polarity. kn5-0[2:0]: fine adjustment register for negative polarity. rn1-0[2:0]: gradient adjustment register for negative polarity. vrn1 [4:0]: amplitude adjustment register for negative polarity . vrn0 [3:0]: amplitude adjustment register for negative polarity .
ST7781 ver. 1.7 62 11.1.22 horizontal and vertical ram address positio n (r50h, r51h, r52h, r53h) horizontal and vertical ram address position(r50h,r 51h,r52h,r53h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r50h 1 1 0 0 0 0 0 0 0 0 hsa7 hsa6 hsa5 hsa4 hsa3 hsa2 hsa1 hsa0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r51h 1 1 0 0 0 0 0 0 0 0 hea7 hea6 hea5 hea4 hea3 hea2 hea1 hea0 default value 0 0 0 0 0 0 0 0 1 1 1 0 1 1 1 1 r52h 1 1 0 0 0 0 0 0 0 vsa8 vsa7 vsa6 vsa5 vsa4 vsa3 vsa2 vsa1 vsa0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r53h 1 1 0 0 0 0 0 0 0 vea8 vea7 vea6 vea5 vea4 vea3 vea2 vea1 vea0 default value 0 0 0 0 0 0 0 1 0 0 1 1 1 1 1 1 description hsa [7:0], hea [7:0] hsa[7:0] and hea[7:0] are the start and end addresses of the window addr ess area in horizontal direction, respectively. hsa [7:0] and hea [ 7:0] specify the horizontal range to write data. set hsa [7:0] and hea [7:0] before starting ram write operation. in setting, make sure that 8h00 has < hea 8hef vsa [8:0], vea [8:0] vsa [8:0] and vea [8:0] are the start and end addresses of the window addr ess area in vertical direction, respectively. vsa [8:0] and vea [8:0] specify the vertical range to write data. set vsa [8:0 ] and vea [8:0] before starting ram write operation. in setti ng, make sure that 9h000 vsa < vea 9h13f. 11.1.23 gate scan control (r60h, r61h) gate scan control (r60h,r61h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r60h 1 1 gs 0 nl5 nl4 nl3 nl2 nl1 nl0 0 0 scn5 scn4 scn3 scn2 scn1 scn0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r61h 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ndl 0 rev default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description gs : sets the direction of scan by the gate driver. set gs bit in combination with sm and ss bits for the conv enience of the display module configuration and the display direction. when gs=0, the scan direction is from g1 to g320 when gs=1, the scan direction is from g320 to g1 nl [5:0]: sets the number of lines to drive the lcd at an inte rval of 8 lines. the dram address mapping is not affected by the number of lines set by nl[5:0]. the number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.
ST7781 ver. 1.7 63 nl[5:0] lcd drive line nl[5:0] lcd drive line 6h1d 240 lines 6h23 288 lines 6h1e 248 lines 6h24 296 lines 6h1f 256 lines 6h25 304 lines 6h20 264 lines 6h26 312 lines 6h21 272 lines 6h27 320 lines 6h22 280 lines others setting inhibited scn [5:0] : specifies the gate line where the gate driver star ts scan. scanning start position sm=0 sm=1 scn[5:0] gs=0 gs=1 gs=0 gs=1 00h g1 g320 g1 g320 01h g9 g312 g17 g304 02h g17 g304 g33 g288 03h g25 g296 g49 g272 04h g33 g288 g65 g265 05h g41 g280 g81 g240 06h g49 g272 g97 g224 07h g57 g264 g113 g208 08h g65 g256 g129 g192 09h g73 g248 g145 g176 0ah g81 g240 g161 g160 0bh g89 g232 g177 g144 0ch g97 g224 g193 g128 0dh g105 g216 g209 g112 0eh g113 g208 g2 g96 0fh g121 g200 g18 g80 10h g129 g192 g34 g64 11h g137 g184 g50 g48 12h g145 g176 g66 g32 13h g153 g168 g82 g16 14h g161 g152 g114 g303 15h g169 g152 g114 g303 16h g177 g144 g130 g287 17h g185 g136 g146 g271 18h g193 g128 g162 g255 19h g201 g120 g178 g239 1ah g209 g112 g194 g223 1bh g217 g104 g114 g207 1ch g225 g96 g130 g191 1dh g233 g88 g146 g175 1eh g241 g80 g162 g159 1fh g249 g72 g178 g143 20h g257 g64 g194 g127 21h g265 g56 g210 g111 22h g273 g48 g226 g95 23h g281 g40 g242 g79 24h g289 g32 g258 g63 25h g297 g24 g274 g47 26h g305 g16 g290 g31 27h g313 g8 g30 g15 28h ~ 3fh setting disabled setting disabled setting disabled setting disabled ndl : sets the source output level in non display area. ndl bit can keep the non-display area lit on. non- display area ndl positive polarity negative polarity 0 v63 v0 1 v0 v63 rev : enables the grayscale inversion of the image by se tting rev = 1. this enables the ST7781 to display the same image from the same set of data whether the liquid crystal panel is normally black or white. the sourc e output level during front, back porch periods and blank pe riods is determined by register setting (pts).
ST7781 ver. 1.7 64 non- display area rev dram data positive polarity negative polarity 18h00000 v63 v0 . . . . . . . . . 0 18h3ffff v0 v63 18h00000 v0 v63 . . . . . . . . . 1 18h3ffff v63 v0 11.1.24 partial image 1 display position (r80h) partial image 1 display position (r80h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 ptdp08 ptdp07 ptdp06 ptdp05 ptdp04 ptdp03 ptdp02 ptdp01 ptdp00 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ptdp0 [8:0] : sets the display start position of partial image 1 . the display areas of the partial images 1 and 2 m ust not overlap each another. 11.1.25 partial image 1 start/end address (r81h, r8 2h) partial image 1 start/end address(r81h,r82h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r81h 1 1 0 0 0 0 0 0 0 ptsa08 ptsa07 ptsa06 ptsa05 ptsa04 ptsa03 ptsa02 ptsa01 ptsa00 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r82h 1 1 0 0 0 0 0 0 0 ptea08 ptea07 ptea06 ptea05 ptea04 ptea03 ptea02 ptea01 ptea00 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ptsa0 [8:0] and ptea0 [8:0] : sets the start line and end line addresses of the ram area, respectively for the partial image note1: make sure that ptsa0 ptea0. 11.1.26 partial image 2 display position (r83h) partial image 2 display position (r83h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 ptdp18 ptdp17 ptdp16 ptdp15 ptdp14 ptdp13 ptdp12 ptdp11 ptdp10 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ptdp1 [8:0] : sets the display start position of partial image note1. the display areas of the partial images 1 an d 2 must not overlap each another.
ST7781 ver. 1.7 65 11.1.27 partial image 2 start / end address (r84h, r85h) partial image 2 start/end address(r84h,r85h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 r84h 1 1 0 0 0 0 0 0 0 ptsa18 ptsa17 ptsa16 ptsa15 ptsa14 ptsa13 ptsa12 ptsa11 ptsa10 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 r85h 1 1 0 0 0 0 0 0 0 ptea18 ptea17 ptea1 ptea15 ptea14 ptea13 ptea12 ptea11 ptea10 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description ptsa1[8:0] and ptea1[8:0] : sets the start line and end line addresses of the dram area, respectively for the partial image note1: make sure that ptsa1 ptea1.
ST7781 ver. 1.7 66 11.1.28 panel interface control 1 (r90h) panel interface control 1 (r90h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 divi1 divi0 0 rtni6 rtni5 rtni4 rtni3 rtni2 rtni1 rtni0 default value 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 description divi [1:0] : sets the division ratio of the internal clock freq uency. the ST7781s internal operation is synchroniz ed with the frequency divided internal clock. when divi [1:0] setting is changed, the width of the referenc e clock for liquid crystal panel control signals is c hanged. the frame frequency can be adjusted by regi ster setting (rtni and divi bits). when changing the numb er of lines to drive the liquid crystal panel, adju st the frame frequency too. divi[1:0] division ratio internal operation clock frequency 00 1 fosc/1 01 2 fosc/2 10 4 fosc/4 11 8 fosc/8 rtni [6:0] : sets 1h (line) period. this setting is enabled whi le the ST7781s display operation is synchronized wi th internal clock. rtni[6:0] clocks/line rtni[6:0] clocks/line rtni[6:0] clocks/line rtni[6:0] clocks/line 00h 0 clock 20h 32 clocks 40h 64 clocks 60h 96 cloc ks 01h 1 clock 21h 33 clocks 41h 65 clocks 61h 97 cloc ks 02h 2 clocks 22h 34 clocks 42h 66 clocks 62h 98 clo cks 03h 3 clocks 23h 35 clocks 43h 67 clocks 63h 99 clo cks 04h 4 clocks 24h 36 clocks 44h 68 clocks 64h 100 cl ocks 05h 5 clocks 25h 37 clocks 45h 69 clocks 65h 101 cl ocks 06h 6 clocks 26h 38 clocks 46h 70 clocks 66h 102 cl ocks 07h 7 clocks 27h 39 clocks 47h 71 clocks 67h 103 cl ocks 08h 8 clocks 28h 40 clocks 48h 72 clocks 68h 104 cl ocks 09h 9 clocks 29h 41 clocks 49h 73 clocks 69h 105 cl ocks 0ah 10 clocks 2ah 42 clocks 4ah 74 clocks 6ah 106 clock s 0bh 11 clocks 2bh 43 clocks 4bh 75 clocks 6bh 107 clock s 0ch 12 clocks 2ch 44 clocks 4ch 76 clocks 6ch 108 c locks 0dh 13 clocks 2dh 45 clocks 4dh 77 clocks 6dh 109 c locks 0eh 14 clocks 2eh 46 clocks 4eh 78 clocks 6eh 110 clock s 0fh 15 clocks 2fh 47 clocks 4fh 79 clocks 6fh 111 c locks 10h 16 clocks 30h 48 clocks 50h 80 clocks 70h 112 c locks 11h 17 clocks 31h 49 clocks 51h 81 clocks 71h 113 c locks 12h 18 clocks 32h 50 clocks 52h 82 clocks 72h 114 c locks 13h 19 clocks 33h 51 clocks 53h 83 clocks 73h 115 c locks 14h 20 clocks 34h 52 clocks 54h 84 clocks 74h 116 c locks 15h 21 clocks 35h 53 clocks 55h 85 clocks 75h 117 c locks 16h 22 clocks 36h 54 clocks 56h 86 clocks 76h 118 c locks 17h 23 clocks 37h 55 clocks 57h 87 clocks 77h 119 c locks 18h 24 clocks 38h 56 clocks 58h 88 clocks 78h 120 c locks 19h 25 clocks 39h 57 clocks 59h 89 clocks 79h 121 c locks 1ah 26 clocks 3ah 58 clocks 5ah 90 clocks 7ah 122 clock s 1bh 27 clocks 3bh 59 clocks 5bh 91 clocks 7bh 123 clock s 1ch 28 clocks 3ch 60 clocks 5ch 92 clocks 7ch 124 c locks 1dh 29 clocks 3dh 61 clocks 5dh 93 clocks 7dh 125 c locks 1eh 30 clocks 3eh 62 clocks 5eh 94 clocks 7eh 126 clock s 1fh 31 clocks 3fh 63 clocks 5fh 95 clocks 7fh 127 c locks
ST7781 ver. 1.7 67 11.1.29 panel interface control 2 (r92h) panel interface control 2 (r92h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 nowi2 nowi1 nowi0 0 0 0 0 0 0 0 0 default value 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 description nowi [2:0] : sets the non-overlap period of adjacent gate outpu ts. the setting is enabled in display operation synchronizing with the internal clock. nowi[2:0] gate non-overlap period 000 0 clocks 001 1 clocks 010 2 clocks 011 3 clocks 100 4 clocks 101 5 clocks 110 6 clocks 111 7 clocks note: the gate output non-overlap period is defined by the number of frequency-divided internal clocks , the frequency of which is determined by instruction (di vi), from the reference point. 11.1.30 eeprom id code (rd2h) eeprom id code (rd2h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 id6 id5 id4 id3 id2 id1 id0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description id [6:0]: ST7781 supply 7bit id code for lcd module version i d 11.1.31 eeprom control status (rd9h) eeprom control status (rd9h) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 id_en vcm_en 0 0 0 0 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description id_en : 1 = command eeprom id code (rd2h) enable. 0 = command eeprom id code (rd2h) disable. vcm_en: 1 = command eeprom vcom offset control (rfeh) enable. 0 = command eeprom vcom offset control (rf eh) disable. 11.1.32 eeprom read command (rdeh) eeprom read command (rdeh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description eeprom read command.
ST7781 ver. 1.7 68 11.1.33 eeprom wite command (rdfh) eeprom write command (rdfh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 ee_ib7 ee_ib6 ee_ib5 ee_ib4 ee_ib3 ee_ib2 ee_ib1 ee_ib0 1 1 0 0 0 0 0 0 0 0 ee_cmd7 ee_cmd6 ee_cmd5 ee_cmd4 ee_cmd3 ee_cmd2 ee_cmd1 ee_cmd0 1 1 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 description ee_ib[7:0] : write operation selection. ee_ib[7:0]=d2h,write id code ee_ib[7:0]=feh,write vcom offest ee_cmd[7:0] : select to program/erase ; program command : 3ah ; erase command : c5h 11.1.34 eeprom enable (rfah) eeprom enable (rfah) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 mtpprog 0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description mtpprog :1 for enable eeprom function with sw_ee =1 11.1.35 eeprom vcom offset (rfeh) eeprom vcom offset (rfeh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 0 vcmf4 vcmf3 vcmf2 vcmf1 vcmf0 default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description vcmf[4:0]: set vcomh voltage level for reduce the flicker issue vcmf[4:0] vcomh output level 00000 vcomh 00001 vcomh+1d 00010 vcomh+2d | | 01110 vcomh+14d 01111 vcomh+15d 10000 vcomh-16d 10001 vcomh-15d 10010 vcomh-14d | | 11110 vcomh-2d 11111 vcomh-1d note: 1d=gvddx0.005, 2d= gvddx0.01, 3d = gvddx0.015.... 3v <= vcomh + nd <=5v (n= -16~15)
ST7781 ver. 1.7 69 11.1.36 fah/feh enable (rffh) fah/feh enable enable (rffh) rs /wr /rd d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fxen default value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 description fxen :1 for enable fah and feh function.
ST7781 ver. 1.7 70 12. reset function the ST7781 is initialized by the reset input. during re set period, the ST7781 is in a busy state and instru ction from the mcu and dram access are not accepted. the ST7781s i nternal power supply circuit unit is initialized al so by the reset input. the reset period must be secured for at least 1 ms. in case of power-on reset, wait until the rc os cillation frequency stabilizes (for 1 ms). during this period , dram access and initial instruction setting are pr ohibited. 12.1. initial state of instruction bits (default) see the instruction desscription.the default value is shown in the parenthesis of each instruction bit cell. 12.2. ram data initialization the ram data is not automatically initialized by the reset input. it must be initialized by software in di splay-off period. 12.3. note on reset function (1) when a reset input is entered into the ST7781 while it is in deep standby mode, the ST7781 starts up t he inside logic regulator and makes a transition to the initi al state. during this period, the state of the inte rface pins may become unstable. for this reason, do not enter a reset input in deep standby mode. (2) when transferring instruction in either two or three transfers via 8-/9-/16-bit interface, make su re to execute data transfer synchronization after reset operation. 12.4 reset timing characterics fig. 12.4 reset timing vddi=1.65 to 3.3v, vdd=2.5 to 3.3v, agnd=dgnd=0v, ta=2 5 signal symbol parameter min max unit description t resl reset low level width 1 - ms reset t rest reset complete time 1 ms - table 12.4.1: reset timing characteristics
ST7781 ver. 1.7 71 13. fmark function the ST7781 outputs an fmark pulse when the ST7781 is d riving the line specified by fmp[8:0] bits. the fmark signal can be used as a trigger signal to write display da ta in synchronization with display operation by det ecting the address where data is read out for display operation. the fmark output interval is set by fmi[2:0] bits. set fmi[2:0] bits in accordance with display datarewri te cycle and data transfer rate. set fmarkoe = 1 when outputting fmark puls e from the fmark pin. fmi[2:0] output interval 000 1 frame 001 2 frame 011 4 frame 101 6 frame others setting prohibited table 13.1: fmark interval table 13.2: fmark output position 13.1 fmp setting example fig. 13.1.1 fmark setting example fmp[8:0] fmark output position 9h000 0 th line 9h001 1 st line 9h002 2 nd line 9h003 3 rd line . . . . . . 9h174 372 th line 9h175 373 th line 9h176 374 th line 9h177 375 th line
ST7781 ver. 1.7 72 13.2 display operation synchronous data transfer us ing fmark the ST7781 uses fmark signal as a trigger signal to st art writing data to the internal dram in synchroniz ation with display scan operation. fig. 13.2.1 display synchronous data transfer interf ace in this operation, moving picture display is enable d via system interface by writing data at higher th an the internal display operation frequency to a certain degree, which guar antees rewriting the moving picture dram area witho ut causing flicker on the display. the data is written in the internal ram in order to transfer only the data written over the moving picture display area and minimize the data transfer require d for moving picture display. fig. 13.2.2 moving picture data transfers via fmark fu nction when transferring data in synchronization with fmark signal, minimum dram data write speed and internal c lock frequency must be taken into consideration. they mu st be more than the values calculated from the foll owing equations. ( ) [ ] ( ) [ ] ( ) ( ) ( ) ( ) ( ) ( ) [ ] ( ) ( ) ( ) ( ) ( ) ( ) fosc clocks ins m nl es displaylin bp backporch fp frontporch nl es displaylin hz eed ramwritesp iance clocks bp backporch fp frontporch nl ch displaypor hz frequency frame hz fosc frequency clock internal 1 16 arg 240 . min var 16 . min - + + > + + = note: when ram write operation is not started immedi ately following the rising edge of fmark, the time fr om the rising edge of fmark until the start of ram write operation m ust also be taken into account. examples of dram writes speed and the frequency of the internal clocks are as follows. example: display size 320 rgb x 240 li nes, total number of lines (nl) 320 lines back/front porch: 14/2 lines frame frequency 60 hz
ST7781 ver. 1.7 73 internal clock frequency (fosc) [hz] = 60hz x (32 0+2+14) x 16 clocks x 1.1/0.9 = 394 khz note1. when setting the internal clock frequency, p ossible causes of fluctuation must also be taken in to consideration. in this example, the internal clock frequency allows f or a margin of 10% for variances and guarantee tha t display operation is completed within one fmark cycle. note2. this example includes variances attributed t o lsi fabrication process and room temperature. othe r possible causes of variances, such as differences in external resis tors and voltage change are not considered in this example. it is necessary to include a margin for these factors. minimum speed for dram writing [hz] > 240x320 / {( (14+320-2)lines x 16 clocks) / 394khz} = 5.7mhz note1. in this example, it is assumed that the st778 1 starts writing data in the internal dram on the ri sing edge of fmark. note2. there must be at least a margin of 2 lines b etween the line to which the ST7781 has just written data and the line where display operation on the lcd is performed. note3. the fmark signal output position is set to the line specified by fmp[8:0] bits. in this example, dram write operation at a speed of 5.67mhz or more, when starting on the rising edge o f fmark, guarantees the completion of data write operation i n a certain line address before the ST7781 starts th e display operation of the data written in that line and can write movi ng picture data without causing flicker on the disp lay. line processing fig. 13.2.3 write/display operation timing
ST7781 ver. 1.7 74 14. 8 - color display mode the ST7781 has a function to display in 8 colors. in this display mode, only v0 and v63 are used and pow er supplies to other grayscales are turned off to reduce power con sumption. in 8-color display mode, the -adjustment registers kp5-0[2:0], rp1-0[2:0], vrp0 [3:0], kn5-0[2:0], rn1-0[2:0 ], vrn1 [4:0], vrn0 [3:0], are disabled and the power supplies to v1 to v62 are halted. the ST7781 does not require dram data rewrite for 8-color display by writing th e msb to the rest in each dot data to display in 8 colors. fig. 14.1 8-color display mode
ST7781 ver. 1.7 75 15. window address function the window address function enables writing display data consecutively in a rectangular area (a window address area) made on the internal dram. the window address area is made by setting the horizontal address register (star: has[7:0], end hea[7:0] bits) and the vertical address register( start: vsa[8:0], end: vea[8:0] bits) the am bits sets the transition direction of ram address(either increment or decreme nt). these bits enable the ST7781 to write data incl uding image data consecutively not taking data wrap positions into a ccount. the window address area must be made within the gran address map area. also, dram address bits (ram addres s set register) must be an address within the window addr ess area. [window address setting area] (horizontal direction) 00h h Q sa[7:0] hea[7:0] efh Q Q (vertical direction) 00h vsa[8:0] vea[8:0] 13fh Q Q Q [ram address, ad (an address within a window addres s area)] (ram address) hsa[7:0] ad[7:0] hea[7:0] Q Q vsa[8:0] ad[15:8] vea[8:0] Q Q 0"0000"h 0"00efh i3f00"h i"3fef"h 2010h 203fh 4f10h 4f3fh 2110h 213fh window address area window address setting area dram address map hsa[7 :0 ] = 1 0 h , hsa[7 :0 ] = 3 fh , i/d = 1 (i ncrement) vsa[8 :0 ] = 2 0 h , vsa[8 :0 ] = 4 fh , am = 0 (ho rizontal writing ) fig.15.1 dram access window map
ST7781 ver. 1.7 76 16. gamma correction ST7781 incorporate the - correction function to display 262,244 colors for the lcd panel. the -correction is performed with 3 groups of registers determining eight refere nce grayscale levels, which are gradient adjustment , amplitude adjustment and fine- adjustment registers for posit ive and negative polarities, to make ST7781 availabl e with liquid crystal panels of various characteristics. fig.16.1 grayscale voltage generation
ST7781 ver. 1.7 77 gvdd 1uf/10v vrcp0 0~28r 5r 4r vr0p0 0~30r 1r 1r 1r 1r vrcp1 0~28r vr0p1 0~31r 4 r 8r rp0 rp1 rp2 rp3 rp4 rp5 rp6 rp7 rp8 rp9 rp10 rp11 rp12 rp13 rp14 rp15 rp16 rp17 rp18 rp19 rp20 rp21 rp22 rp23 rp24 rp25 rp26 rp27 rp28 rp29 rp30 rp31 rp32 rp33 rp34 rp35 rp36 rp37 rp38 rp39 rp40 rp41 rp42 rp43 rp44 rp45 rp46 rp47 vp1 vp2 vp3 vp4 vp5 vp6 vp7 vp8 vp9 vp10 vp11 vp12 vp13 vp14 vp15 vp16 vp17 vp18 vp19 vp20 vp 21 vp22 vp23 vp24 vp25 vp26 vp27 vp28 vp29 vp30 vp31 vp32 vp33 vp34 vp35 vp36 vp37 vp38 vp39 vp40 vp41 vp42 vp43 vp44 vp45 vp46 vp47 vp48 vp49 vrpo[3:0] prpo[2:0] vgp0 pkp0[2:0] vgp1 pkp1[2:0] vgp8 pkp2[2:0] vgp20 pkp3[2:0] vgp43 pkp4[2:0] vgp55 pkp5[2:0] vgp62 prp1[2:0] vrp1[4:0] vgp63 8 to 1 selection 8 to 1 selection 8 to 1 selection 8 to 1 selection 8 to 1 selection 8 to 1 selection fig.16.2 grayscale voltage adjustment
ST7781 ver. 1.7 78 1. gradient adjustment registers the gradient adjustment registers are used to adjus t the gradient of the curve representing the relati onship between the grayscale and the grayscale reference voltage level . to adjust the gradient, the resistance values of variable resistors in the middle oh the ladder resistor are adjusted by regis ters prp0[2:0]/prn0[2:0], prp1[2:0]/prn1[2:0]. the regis ters consist of positive and negative polarity registers, allowi ng asymmetric drive. 2. amplitude adjustment registers the amplitude adjustment registers, vrp0[3:0]/vrn0[3:0 ], vrp1[4:0], are used to adjust the amplitude of gra yscale voltages. to adjust the amplitude, the resistance v alues of variable resistors at the top and the bott om of the ladder resister are adjusted. 3. fine adjustment registers the fine adjustment registers are used to fine-adju st grayscale voltage levels. to fine-adjust graysca le voltage levels, fine adjustment registers adjust the reference voltage l evel, 8 levels for each register generated from the ladder resistor, in respective 8-to-1 selectors. same with other regist ers, the fine adjustment registers consist of posit ive and negative polarity registers. grayscale voltage grayscale voltage grayscale voltage fig.16.3 gamma curve adjustment register groups positive polarity negative polarity description prp0[2:0] prn0[2:0] variable resistor vrcp0,vrcn0 gradient adjustment prp1[2:0] prn1[2:0] variable resistor vrcp1,vrcn1 vrp0[3:0] vrn0[3:0] variable resistor vrop0,vron0 amplitude adjustment vrp1[4:0] vrn1[4:0] variable resistor vrop1,vron1 kp0[2:0] kn0[2:0] 8-to-1 selector (voltage level of gr ayscale1) kp1[2:0] kn1[2:0] 8-to-1 selector (voltage level of gr ayscale8) kp2[2:0] kn2[2:0] 8-to-1 selector (voltage level of gr ayscale20) kp3[2:0] kn3[2:0] 8-to-1 selector (voltage level of gr ayscale43) kp4[2:0] kn4[2:0] 8-to-1 selector (voltage level of gr ayscale55) fine adjustment kp5[2:0] kn5[2:0] 8-to-1 selector (voltage level of gr ayscale62) table 16.4: register description
ST7781 ver. 1.7 79 ladder resistors and 8-to-1 selector block configur ation the reference voltage generation block consists of two ladder resistor units including variable resist ors and 8-to-1 selectors. each 8-10-1 selector selects one of the 8 voltage le vels generated from the ladder resistor unit to out put as a grayscale reference voltage. both variable resistors and 8-to- 1 selectors are controlled according to the -correction registers. this unit has pins to connect a volume resistor external ly to compensate differences in various characteris tic of panels. variable resistors ST7781 uses variable resistors of the following thre e purposes: gradient adjustment (vrcp(n)0/vrcp(n)1);am plitude adjustment (1) (vrop(n)0); and the amplitude adjustme nt (2) (vrop(n)1). the resistance values of these var iable resistors are set by gradient adjustment registers and amplitude adjustment registers as follows. gradient adjustment amplitude adjustment (1) amplitude adjustment (2) prp(n)0/1[2:0] register vrcp(n)0 resistance vrp(n)0[3:0] register vrop(n)0 resistance vrp(n)1[4:0] register vrop(n)1 resistance 000 0r 0000 0r 00000 0r 001 4r 0001 2r 00001 1r 010 8r 0010 4r 00010 2r 011 12r : : : : 100 16r : : : : 101 20r 1101 26r 11101 29r 110 24r 1111 28r 11110 30r 111 28r 1111 30r 11111 31r table 16.5: resistance adjustment 8-to-1 selectors the 8-to-1 selector selects one of eight voltage le vels generated from the ladder resistor unit accord ing to the fine adjustment register and output the selected voltage level as a reference grayscale voltage (vgp(n)1~6). the table below shows the setting in the fine adjustment register a nd the selected voltage levels for respective refer ence grayscale voltages. fine adjustment registers and selected voltage register selected voltage kp(n)[2:0] vgp(n)1 vgp(n)8 vgp(n)20 vgp(n)43 vgp(n)55 vgp(n)62 000 vp(n)1 vp(n)9 vp(n)17 vp(n)25 vp(n)33 vp(n)41 001 vp(n)2 vp(n)10 vp(n)18 vp(n)26 vp(n)34 vp(n)42 010 vp(n)3 vp(n)11 vp(n)19 vp(n)27 vp(n)35 vp(n)43 011 vp(n)4 vp(n)12 vp(n)20 vp(n)28 vp(n)36 vp(n)44 100 vp(n)5 vp(n)13 vp(n)21 vp(n)29 vp(n)37 vp(n)45 101 vp(n)6 vp(n)14 vp(n)22 vp(n)30 vp(n)38 vp(n)46 110 vp(n)7 vp(n)15 vp(n)23 vp(n)31 vp(n)39 vp(n)47 111 vp(n)8 vp(n)16 vp(n)24 vp(n)32 vp(n)40 vp(n)48 table 16.7: fine adjustment registers and selected v oltage
ST7781 ver. 1.7 80 fig.16.8 relationship between source output and vcom source output levels fig.16.9 relationship between dram data and output level
ST7781 ver. 1.7 81 17. application 17.1. configuration of power supply circuit fig.17.1 power supply circuit block
ST7781 ver. 1.7 82 the following table shows specifications of externa l elements connected to the ST7781 power supply cir cuit. items recommended specification pin connection 6.3 v gvdd, vci1, vcc, vcl, vcomh, vcoml, c11p/n, c12p/n, c21p/n, avdd 10 v c22p/n ,c23p/n 1 f capacity 25 v vgh, vgl schottky diode vf<0.4v/20ma at 25c, vr 30v (gnd C vgl), table 17.1.1: outside compoments 17.2. standby mode displayoff setstb (stb=1) displayon setstb (stb=0) intostandbymode intostandbyflow powersupply setting exitstandbyflow normalmode fig.17.2 standby mode register setting sequence
ST7781 ver. 1.7 83 17.3. power supply configuration when supplying and cutting off power, follow the se quence below. the setting time for oscillators, cir cuits and operational amplifiers depends on external resistance and capac itance. sap=0 ap[2:0]=000 pon=0 power supply off sequence vss vddi vdd vddi vdd or vddi,vdd simultaneously normal display display off dte=0 d[1:0]=00 gon=1 basee=0 into standby mode stb=1 lcd power supply halt setting power supply on sequence vss vddi vdd vddi vdd display control setting power control registers initial power supply startup 1 setting power supply startup 2 setting gamma cluster setting set display windows normal display or vddi,vdd simultaneously frame rate setting display on reset signal initial ic fig.17.3 power supply on/off sequence
ST7781 ver. 1.7 84 17.4. voltage generation the pattern diagram for setting the voltages and th e waveforms of the voltages of the ST7781 are as fol lows. vddi bt[2:0] vgh (10~16.5)v avdd (4.5~5.6)v vci1 vrh[3:0] vdv [4:0] vcoml((vcl+0.5)~0.0)v avdd vci1 vcl vdd gvdd(3~(avdd-0.5))v vcomh(3~(avdd-0.5))v gvdd vcom[5:0] vcl=-vci1 vgl(-14~-5)v bt[2:0] avdd fig.17.4 voltage configuration diagram note1: the avdd, vgh, vgl, and vcl output voltage level s are lower than their theoretical levels (ideal vo ltage levels) due to current consumption at respective outputs. t he voltage levels in the following relationships (a vdd C gvdd ) >0.5v, (vcoml C vcl) > 0.5v, are the actual voltage l evels. when the alternating cycles of vcom are set h igh (e.g. the polarity inverts every line cycle), current con sumption is large. in this case, check the voltage before use. note 2: in operation, setting voltages within the r espective voltage ranges are recommended. 17.5. applied voltage to the tft panel fig.17.5 voltage output to tft lcd panel
ST7781 ver. 1.7 85 17.6. partial display function the ST7781 allows selectively driving two partial i mages on the screen at arbitrary positions set in t he screen drive position registers.the following example show s the setting for partial display function: base image display setting basee 0 nl[5:0] 6h27 partial image 1 display setting ptde0 1 ptsa0[8:0] 9h000 ptea0[8:0] 9h00f ptdp0[8:0] 9h080 partial image 2 display setting ptde1 1 ptsa1[8:0] 9h020 ptea1[8:0] 9h02f ptdp1[8:0] 9h0c0 table 17.6.1: partial setting example fig.17.6 partial display example
ST7781 ver. 1.7 86 17.7. resizing function ST7781 supports resizing function (x1/2, x1/4), whic h is performed when writing image data to dram. the resizing function is enabled by setting a window address are a and the rsz bit which represents the resizing fact or (x1/2, x1/4) of image. the resizing function allows the system to t ransfer the original-size image data into the dram w ith resized image data. fig.17.8 data transfer in resizing mode 320 1 6 0 fig.17.8.1 resizing example resized image resolution original image size (x y) 1/2 (rsz=2h1) 1/4 (rsz=2h3) 640 480 320 240 160 120 352 288 176 144 88 72 320 240 60 120 80 60 176 144 88 72 44 36 120 160 60 80 30 40 132 132 66 66 33 33 table 17.8.1: resized image resolution the rsz bit sets the resizing factor of an image. wh en setting a window address area in the internal dr am, the dram window address area must fit the size of resized im age. the following examples show the resizing setti ng.
ST7781 ver. 1.7 87 original image data number in horizontal direction x original image data number in vertical direction y resizing ration 1/n resizing setting rsz n-1 remainder pixels in horizontal direction rch h remainder pixels in vertical direction rcv v dram writing start address ad (x0, y0) has x0 hea x0+dx-1 vsa y0 dram window setting vea y0+dy-1 table 17.8.2: resized coefficient
ST7781 ver. 1.7 88 18. revise history ST7781 serial specification revision history version date description 1.0 2009/02/10 release version 1.1 2009/03/16 testi pin name modify (page4) recommended specification (page79) 1.2 2009/03/30 application flow (page80) 1.3 2009/04/16 pad arrangement (page2) pad center coordinates(page4) add dram address map table(page39) configuration of power supply circuit(page79) recommended specification (page80) 1.4 2009/04/29 modify power consumption table(page 24) 1.5 2009/04/30 modfity pad center coordinates (page2 ) modifty pad pump specification (page3 ) configuration of power supply circuit (page79) 1.7 2009/08/27 add spi interface related description (page 1,2,4,2 2,40,41,80)

▲Up To Search▲

Price & Availability of ST7781

	To Download ST7781 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .